

Agilent N5413B DDR2(+LP) Compliance Test Application

Compliance Testing Notes



Notices

© Agilent Technologies, Inc. 2006-2011

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Agilent Technologies, Inc. as governed by United States and international copyright laws.

Software Version

Version 01.10.0000

Edition

May 2011

Available in electronic format only

Agilent Technologies, Inc. 1900 Garden of the Gods Road Colorado Springs, CO 80907 USA

Warranty

The material contained in this document is provided "as is," and is subject to being changed, without notice, in future editions. Further, to the maximum extent permitted by applicable law, Agilent disclaims all warranties, either express or implied, with regard to this manual and any information contained herein, including but not limited to the implied warranties of merchantability and fitness for a particular purpose. Agilent shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein. Should Agilent and the user have a separate written agreement with warranty terms covering the material in this document that conflict with these terms, the warranty terms in the separate agreement shall control.

Technology Licenses

The hardware and/or software described in this document are furnished under a license and may be used or copied only in accordance with the terms of such license.

Restricted Rights Legend

If software is for use in the performance of a U.S. Government prime contract or subcontract, Software is delivered and licensed as "Commercial computer software" as defined in DFAR 252.227-7014 (June 1995), or as a "commercial item" as defined in FAR 2.101(a) or as "Restricted computer software" as defined in FAR 52.227-19 (June 1987) or any equivalent agency regulation or contract clause. Use, duplication or disclosure of Software is subject to Agilent Technologies' standard commercial license terms, and non-DOD Departments and Agencies of the U.S. Government will receive no greater than Restricted Rights as defined in FAR 52.227-19(c)(1-2) (June 1987). U.S. Government users will receive no greater than Limited Rights as defined in FAR 52.227-14 (June 1987) or DFAR 252.227-7015 (b)(2) (November 1995), as applicable in any technical data.

Safety Notices

CAUTION

A **CAUTION** notice denotes a hazard. It calls attention to an operating procedure, practice, or the like that, if not correctly performed or adhered to, could result in damage to the product or loss of important data. Do not proceed beyond a **CAUTION** notice until the indicated conditions are fully understood and met.

WARNING

A WARNING notice denotes a hazard. It calls attention to an operating procedure, practice, or the like that, if not correctly performed or adhered to, could result in personal injury or death. Do not proceed beyond a WARNING notice until the indicated conditions are fully understood and met.

DDR2/LPDDR2 — Quick Reference

 Table 1
 DDR2/LPDDR2 Cycles and Signals

TEST	Cy	cle		Base	d on [·]	Test De	efinitio	on				nnectio est on			Opt.
	Read	Write	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	CS#
tJIT(per)	\checkmark	\checkmark									$\sqrt{1,2}$				
tJIT(cc)	\checkmark	\checkmark									$\sqrt{1,2}$				
tERR(nper)	\checkmark	\checkmark									$\sqrt{1,2}$				
tCH(avg)	\checkmark	\checkmark									$\sqrt{1,2}$				
tCL(avg)	\checkmark	\checkmark									√1,2				
tJIT(duty)	\checkmark	\checkmark									$\sqrt{1,2}$				
tCK(avg)	\checkmark	\checkmark									$\sqrt{1,2}$				
rERR(13–50p er)(Low Power)	\checkmark	\checkmark			\checkmark						√1,2				
tCH(abs)	\checkmark	\checkmark									$\sqrt{1,2}$				
tCL(abs)	\checkmark	\checkmark			\checkmark						√1,2				
tCK(abs)	\checkmark	\checkmark									$\sqrt{1,2}$				
V _{IH(AC)}		\checkmark	\checkmark	\checkmark	\checkmark				$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	
V _{IH(DC)}		\checkmark	\checkmark			\checkmark			$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	
V _{IL(AC)}		\checkmark	\checkmark	\checkmark		\checkmark			$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	
V _{IL(DC)}		\checkmark	\checkmark			\checkmark			$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	
Slew _R		\checkmark	\checkmark	\checkmark		\checkmark			$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	
Slew _F		\checkmark	\checkmark	\checkmark		\checkmark	\checkmark		$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	
AC Overshoot	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	
AC Undershoot	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	
V _{IHCA(AC)}		\checkmark					\checkmark					$\sqrt{1}$	$\sqrt{1}$		
V _{ILCA(AC)}		\checkmark										$\sqrt{1}$	$\sqrt{1}$		

NOTE: 1 = Single Ended signal; 2 = Differential signal; 3 = 2 x Single Ended signal

TEST	Cycle			Base	d on '	Test De	efiniti	on	R	equire	d to P	erform	on So	ope	Opt.
	Read	Write	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	CS#
V _{IHCA(DC)}		\checkmark										$\sqrt{1}$	$\sqrt{1}$		
V _{ILCA(DC)}		\checkmark										$\sqrt{1}$	$\sqrt{1}$		
V _{IHDQ(AC)}		\checkmark	\checkmark					\checkmark	$\sqrt{1}$	$\sqrt{1,2}$				$\sqrt{1}$	
V _{ILDQ(AC)}		\checkmark	\checkmark					\checkmark	$\sqrt{1}$	$\sqrt{1,2}$				$\sqrt{1}$	
V _{IHDQ(DC)}		\checkmark	\checkmark					\checkmark	$\sqrt{1}$	$\sqrt{1,2}$				$\sqrt{1}$	
V _{ILDQ(DC)}		\checkmark	\checkmark						$\sqrt{1}$	$\sqrt{1,2}$				$\sqrt{1}$	
SRQseR (RON = 40 ohm +/- 30%)	\checkmark		\checkmark	\checkmark					$\sqrt{1}$	√1,2					
SRQseF (RON = 40 ohm +/- 30%)	V		\checkmark	\checkmark					$\sqrt{1}$	√1,2					
SRQseR (RON = 60 ohm +/- 30%)	V		\checkmark	\checkmark					$\sqrt{1}$	√1,2					
SRQseF (RON = 60 ohm +/- 30%)	V		\checkmark	\checkmark					$\sqrt{1}$	√1,2					
V _{OH(AC)}	\checkmark		\checkmark						$\sqrt{1}$	$\sqrt{1,2}$					
V _{OH(DC)}	\checkmark		\checkmark						$\sqrt{1}$	$\sqrt{1,2}$					
V _{OL(AC)}	\checkmark		\checkmark						$\sqrt{1}$	$\sqrt{1,2}$					
V _{OL(DC)}	\checkmark			\checkmark					$\sqrt{1}$	$\sqrt{1,2}$					
V _{SEH(AC)} , for strobes		\checkmark		\checkmark					$\sqrt{1}$	$\sqrt{1}$					
V _{SEL(AC)} , for strobes		\checkmark		\checkmark					$\sqrt{1}$	$\sqrt{1}$					
V _{SEH(AC)} , for clocks	\checkmark	\checkmark									$\sqrt{1}$				

NOTE: 1 = Single Ended signal; 2 = Differential signal; $3 = 2 \times Single$ Ended signal

TEST	Cy	cle	Based on Test Definition							equire	d to P	erform	on Sc	ope	Opt.
	Read	Write	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	CS#
V _{SEL(AC)} , for clocks	V	\checkmark			\checkmark						$\sqrt{1}$				
V _{ID(AC)}		\checkmark		\checkmark					$\sqrt{1}$	$\sqrt{3}$	$\sqrt{3}$				
V _{IX(AC)}		\checkmark		\checkmark					$\sqrt{1}$	$\sqrt{3}$	$\sqrt{3}$				
V _{OX(AC)}	\checkmark			\checkmark					$\sqrt{1}$	$\sqrt{3}$					
V _{IXCA}	\checkmark	\checkmark									$\sqrt{3}$				
V _{IXDQ}		\checkmark		\checkmark					$\sqrt{1}$	$\sqrt{3}$					
V _{IHdiff(DC)}		\checkmark		\checkmark	\checkmark				$\sqrt{1}$	$\sqrt{2}$	$\sqrt{2}$				
V _{ILdiff(DC)}		\checkmark		\checkmark	\checkmark				$\sqrt{1}$	$\sqrt{2}$	$\sqrt{2}$				
V _{IHdiff(AC)}		\checkmark		\checkmark					$\sqrt{1}$	$\sqrt{2}$	$\sqrt{2}$				
V _{ILdiff(AC)}		\checkmark		\checkmark					$\sqrt{1}$	$\sqrt{2}$	$\sqrt{2}$				
SRQdiffR (RON = 40 ohm +/- 30%)	\checkmark			\checkmark					$\sqrt{1}$	$\sqrt{2}$					
SRQdiffF (RON = 40 ohm +/- 30%)	\checkmark			\checkmark					$\sqrt{1}$	$\sqrt{2}$					
SRQdiffR (RON = 60 ohm +/- 30%)	\checkmark			\checkmark					$\sqrt{1}$	$\sqrt{2}$					
SRQdiffF (RON = 60 ohm +/- 30%)	\checkmark			\checkmark					$\sqrt{1}$	$\sqrt{2}$					
V _{OHdiff(AC)}	\checkmark								$\sqrt{1}$	$\sqrt{2}$					
V _{OLdiff(AC)}	\checkmark			\checkmark					$\sqrt{1}$	$\sqrt{2}$					
tAC	\checkmark		\checkmark						$\sqrt{1}$	$\sqrt{1,2}$	√1,2				\checkmark
tDQSCK	\checkmark			\checkmark					$\sqrt{1}$	$\sqrt{1,2}$	√1,2				\checkmark
tDQSCK (Low Power)	\checkmark			\checkmark	\checkmark				$\sqrt{1}$	√1,2	√1,2				\checkmark

NOTE: 1 = Single Ended signal; 2 = Differential signal; 3 = 2 x Single Ended signal

TEST	Cy	vcle		Base	d on '	Test De	efiniti	on	R	lequire	d to P	erform	on Sc	ope	Opt.
	Read	Write	DQ.	DQS	СК	ADD	Ctrl	Data Mask Ctrl	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	CS#
tDVAC (Clock)	\checkmark	\checkmark									$\sqrt{2}$				
tQHS	\checkmark		\checkmark		\checkmark				$\sqrt{1}$	√1,2	√1,2				\checkmark
tHZ(DQ)	\checkmark		\checkmark						$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1,2}$				\checkmark
tLZ(DQS)	\checkmark								$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1,2}$				\checkmark
tLZ(DQ)	\checkmark		\checkmark						$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1,2}$				\checkmark
tDQSQ	\checkmark		\checkmark						$\sqrt{1}$	$\sqrt{1,2}$					
tΩH	\checkmark		\checkmark						$\sqrt{1}$	$\sqrt{1,2}$					
tDQSS		\checkmark							$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1,2}$				
tDQSH		\checkmark							$\sqrt{1}$	$\sqrt{1,2}$					\checkmark
tDQSL		\checkmark							$\sqrt{1}$	$\sqrt{1,2}$					\checkmark
tDSS		\checkmark			\checkmark				$\sqrt{1}$	$\sqrt{1,2}$	√1,2				\checkmark
tDSH									$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1,2}$				
tWPST									$\sqrt{1}$	$\sqrt{1,2}$					
tWPRE									$\sqrt{1}$	√1,2					
tRPRE	\checkmark								$\sqrt{1}$	$\sqrt{1,2}$					
tRPST	\checkmark								$\sqrt{1}$	$\sqrt{1,2}$					
tHZ(DQ) Low Power	\checkmark		\checkmark		\checkmark				$\sqrt{1}$	√1,2	√1,2				\checkmark
tHZ(DQS) Low Power	\checkmark			\checkmark					$\sqrt{1}$	√1,2	√1,2				\checkmark
tLZ(DQ) Low Power	\checkmark		\checkmark		\checkmark				$\sqrt{1}$	√1,2	√1,2				\checkmark
tLZ(DQS) Low Power	\checkmark			\checkmark	\checkmark				$\sqrt{1}$	√1,2	√1,2				\checkmark
tQSH	\checkmark								$\sqrt{1}$	√1,2					\checkmark
tQSL									$\sqrt{1}$	√1,2					

NOTE: 1 = Single Ended signal; 2 = Differential signal; 3 = 2 x Single Ended signal

TEST	Cycle			Base	d on '	Test De	efiniti	on	R	lequire	d to P	erform	on Sc	ope	Opt.
	Read	Write	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	CS#
tDQSS Low Power		\checkmark		\checkmark					$\sqrt{1}$	√1,2	√1,2				\checkmark
tDVAC (Strobe)		\checkmark		\checkmark					$\sqrt{1}$	$\sqrt{2}$					\checkmark
tDS(base)		\checkmark	\checkmark						$\sqrt{1}$	$\sqrt{2}$				$\sqrt{1}$	\checkmark
tDS(derate)		\checkmark	\checkmark						$\sqrt{1}$	$\sqrt{2}$				$\sqrt{1}$	\checkmark
tDH(base)		\checkmark	\checkmark						$\sqrt{1}$	$\sqrt{2}$				$\sqrt{1}$	\checkmark
tDH(derate)		\checkmark	\checkmark						$\sqrt{1}$	$\sqrt{2}$				$\sqrt{1}$	\checkmark
tDS1(base)		\checkmark	\checkmark						$\sqrt{1}$	$\sqrt{1}$				$\sqrt{1}$	\checkmark
tDS1(derate)		\checkmark	\checkmark						$\sqrt{1}$	$\sqrt{1}$				$\sqrt{1}$	\checkmark
tDH1(base)		\checkmark	\checkmark						$\sqrt{1}$	$\sqrt{1}$				$\sqrt{1}$	\checkmark
tDH1(derate)		\checkmark	\checkmark						$\sqrt{1}$	$\sqrt{1}$				$\sqrt{1}$	\checkmark
tVAC(Data)		\checkmark	\checkmark						$\sqrt{1}$	$\sqrt{1,2}$					\checkmark
tDIPW		\checkmark	\checkmark						$\sqrt{1}$	$\sqrt{1,2}$					\checkmark
tQHP	\checkmark		\checkmark						$\sqrt{1}$	$\sqrt{1,2}$					\checkmark
tlS(base)		\checkmark									√ ^{1,2}	$\sqrt{1}$	$\sqrt{1}$		\checkmark
tlS(derate)		\checkmark			\checkmark	\checkmark	\checkmark				$\sqrt{1,2}$	$\sqrt{1}$	$\sqrt{1}$		\checkmark
tIH(base)		\checkmark				\checkmark	\checkmark				$\sqrt{1,2}$	$\sqrt{1}$	$\sqrt{1}$		\checkmark
tIH(derate)		\checkmark			\checkmark	\checkmark	\checkmark				$\sqrt{1,2}$	$\sqrt{1}$	$\sqrt{1}$		\checkmark
tVAC (CS,CA)		\checkmark					\checkmark					$\sqrt{1}$	$\sqrt{1}$		
Eye Diagram – Read	\checkmark		\checkmark	\checkmark					$\sqrt{1}$	√1,2					
Eye Diagram – Write		\checkmark	\checkmark	\checkmark					$\sqrt{1}$	√1,2					

NOTE: 1 = Single Ended signal; 2 = Differential signal; 3 = 2 x Single Ended signal

DDR2(+LP) Compliance Test Application — At A Glance

The Agilent N5413B DDR2(+LP) Compliance Test Application is a DDR2 (Double Data Rate 2) and LPDDR2 (Low Power Double Data Rate 2) test solution that covers electrical, clock and timing parameters of the JEDEC (Joint Electronic Device Engineering Council) specifications. The software helps you in testing all the un-buffered DDR2/LPDDR2 device under test (DUT) compliance, with the Agilent Infinium oscilloscope.

There are 2 main categories of test modes:

- Compliance Tests These tests are based on the DDR2/LPDDR2 JEDEC compliance specifications and are compared to corresponding compliance test limits.
- Custom Mode Tests These tests are not based on any compliance specification. The primary use of these tests is to perform non-JEDEC specific speed signal testing.

The DDR2(+LP) Compliance Test Application:

- Lets you select individual or multiple tests to run.
- Lets you identify the device being tested and its configuration.
- Shows you how to make oscilloscope connections to the device under test.
- Automatically checks for proper oscilloscope configuration.
- Automatically sets up the oscilloscope for each test.
- Allows you to determine the number of trials for each test, with the new multi trial run capability.
- Allows you to customize the test limits in the application which determines the pass or/and fail of each test.
- Provides detailed information of each test that has been run. The result of maximum sixty four worst trials can be displayed at any one time.
- Creates a printable HTML report of the tests that have been run.

The minimum number of probes required for the tests are:

- Clock tests 1 probe.
- Electrical tests 3 probes.
- Clock Timing tests 3 probes.
- Custom Mode tests 3 probes.

NOTE The tests performed by the DDR2(+LP) Compliance Test Application are intended to provide a quick check of the physical layer performance of the DUT. These testing are not replacement for an exhaustive test validation plan.

DDR2(+LP) SDRAM electrical, clock and timing test standards and specifications are described in the *JESD79-2E*, *JESD208*, and *JESD209-2B* documents. For more information, refer to JEDEC web site at www.jedec.org.

Required Equipment and Software

In order to run the DDR2(+LP) automated tests, you need the following equipment and software:

- The minimum version of Infiniium oscilloscope software (see the N5413B test application release notes).
- N5413B DDR2(+LP) Compliance Test Application, version 1.00 and higher.
- RAM reliability test software.
- 1169A, 1168A, 1134A, 1132A or 1131A InfiniiMax probe amplifiers.
- N5381A or E2677A differential solder-in probe head, N5382A or E2675A differential browser probe head, N5425A ZIF probe head with N5426A or N5451A ZIF tip accessories, E2678A differential socketed probe head.
- Any computer motherboard system that supports DDR2 memory.
- Keyboard, qty = 1, (provided with the Agilent Infiniium oscilloscope).
- Mouse, qty = 1, (provided with the Agilent Infiniium oscilloscope).

Below are the required licenses:

- N5413B DDR2(+LP) Compliance Test Application license.
- N5414A InfiniiScan software license.
- E2688A Serial Data Analysis and Clock Recovery software license.
- N5404A Deep memory option (optional).

In This Book

This manual describes the tests that are performed by the DDR2(+LP) Compliance Test Application in more detail; it contains information from (and refers to) the *JESD79-2E*, *JESD208*, and *JESD209-2B* and it describes how the tests are performed.

- Chapter 1, "Installing the DDR2(+LP) Compliance Test Application" shows how to install and license the automated test application software (if it was purchased separately).
- Chapter 2, "Preparing to Take Measurements" shows how to start the DDR2(+LP) Compliance Test Application and gives a brief overview of how it is used.
- Chapter 3, "Measurement Clock Tests" describes the measurement clock tests including clock period jitter, clock to clock period jitter, cumulative error, average HIGH and LOW pulse width, half period jitter and average clock period tests.
- Chapter 4, "Single-Ended Signals Input/Output Parameters Tests" shows how to run the single-ended signals AC input/output parameters tests. This chapter includes input signal minimum slew rate (rising) tests, input signal minimum slew rate (falling) tests, input/output logic HIGH tests, input/output logic LOW tests, and output rising/falling slew rate tests (40 ohm and 60 ohm).
- Chapter 5, "Single-Ended Signals VIH/VIL (Address, Control) Tests" describes the AC/DC input logic high/low tests (address, control).
- Chapter 6, "Single-Ended Signals VIH/VIL (Data, Mask) Tests" describes the AC/DC input logic high/low tests (data, mask).
- Chapter 7, "Single-Ended Signals AC Parameters Tests for Strobe Signals" describes the V_{SEH(AC)} and V_{SEL(AC)} tests for strobe signals.
- Chapter 8, "Single-Ended Signals AC Parameters Tests for Clocks" describes the $V_{SEH(AC)}$ and $V_{SEL(AC)}$ tests for clocks.
- Chapter 9, "Single-Ended Signals Overshoot/Undershoot Tests" describes the AC overshoot and undershoot tests probing and method of implementation.
- Chapter 10, "Differential Signals AC Input Parameters Tests" describes the V_{ID} AC differential input voltage tests and V_{IX} AC differential cross point voltage tests. The V_{IHdiff} and V_{ILdiff} tests for both AC and DC are also described.
- Chapter 11, "Differential Signal AC Output Parameters Tests" contains information on the V_{OX} AC differential cross point voltage tests. It also describes the SRQdiffR (40 and 60 ohm), SQRdiffF (40 and 60 ohm), $V_{OHdiff(AC)}$, and $V_{OLdiff(AC)}$ tests.
- Chapter 12, "Differential Signals Clock Cross Point Voltage Tests" describes the $\rm V_{IXCA}$ Clock Cross Point Voltage test.

- Chapter 13, "Differential Signals Strobe Cross Point Voltage Tests" describes the V_{IXDQ} Strobe Cross Point Voltage test.
- Chapter 14, "Clock Timing (CT) Tests" describes the clock timing operating conditions of DDR2/LPDDR2 SDRAM as defined in the specification.
- Chapter 15, "Data Strobe Timing (DST) Tests" describes various data strobe timing tests including tHZ(DQ), tLZ(DQS), tLZ(DQ), tDQSQ, tQH, tDQSS, tDQSH, tDQSL, tDSS, tDSH, tWPST, tWPRE, tRPRE, tRPST, tHZ(DQ) Low Power, tHZ(DQS) Low Power, tLZ(DQS) Low Power, tLZ(DQ) Low Power, tQSH, tQSL, tDQSS, and tDVAC (Strobe) tests.
- Chapter 16, "Data Timing Tests" describes the measurement clock tests including clock period jitter, clock to clock period jitter, cumulative error, average HIGH and LOW pulse width, half period jitter and average clock period tests.
- Chapter 17, "Command and Address Timing (CAT) Tests" describes the measurement clock tests including clock period jitter, clock to clock period jitter, cumulative error, average HIGH and LOW pulse width, half period jitter and average clock period tests.
- Chapter 18, "Custom Mode Read-Write Eye-Diagram Tests" describes the user defined real-time eye-diagram test for read cycle and write cycle.
- Chapter 19, "Calibrating the Infinitum Oscilloscope and Probe" describes how to calibrate the oscilloscope in preparation for running the DDR2(+LP) automated tests.
- Chapter 20, "InfiniiMax Probing" describes the probe amplifier and probe head recommendations for DDR2(+LP) testing.

See Also

The DDR2(+LP) Compliance Test Application's online help, which describes:

- Starting the DDR2(+LP) compliance test application.
 - To view/minimize the task flow pane
 - To view/hide the toolbar
- Creating or Opening a Test Project
- Setting up DDR2(+LP) test environment.
- Selecting tests.
- Configuring tests.
- User-Defined compliance limits.
- Connecting the oscilloscope to the DUT.
- Running tests.
- Viewing test results.

- To delete trials from the results
- To show reference images and flash mask hits
- To change the display settings
- To change the remote settings
- To change the margin thresholds and trial report display
- To change the user prompt option
- To change the auto-recovery option
- Viewing/printing the HTML test report.
- Understanding the HTML report.
- Saving test projects.

Contact Agilent

For more information on DDR2(+LP) Compliance Test Application or other Agilent Technologies' products, applications and services, contact your local Agilent office. The complete list is available at:

www.agilent.com/find/contactus

Phone or Fax

United States:
(tel) 800 829 4444
(fax) 800 829 4433
Canada:
(tel) 877 894 4414
(fax) 800 746 4866
China:
(tel) 800 810 0189
(fax) 800 820 2816
Europe:
(tel) 31 20 547 2111
Japan:
(tel) (81) 426 56 7832
(fax) (81) 426 56 7840

Korea: (tel) (080) 769 0800 (fax) (080) 769 0900 Latin America: (tel) (305) 269 7500 Taiwan: (tel) 0800 047 866 (fax) 0800 286 331 Other Asia Pacific Countries: (tel) (65) 6375 8100 (fax) (65) 6755 0042 E-mail: tm_ap@agilent.com

Contents

DDR2/LPDDR2 — Quick Reference 3 DDR2(+LP) Compliance Test Application — At A Glance 8 Required Equipment and Software 9 In This Book 10 See Also 11 Contact Agilent 13 Phone or Fax 13

1 Installing the DDR2(+LP) Compliance Test Application

Installing the Software 35 Installing the License Key 35

2 Preparing to Take Measurements

Calibrating the Oscilloscope 38 Starting the DDR2(+LP) Compliance Test Application 39 Online Help Topics 40

3 Measurement Clock Tests

Probing for Measurement Clock Tests 44 **Test Procedure** 44 Clock Period Jitter - tJIT(per) - Test Method of Implementation 47 Signals of Interest 47 Test Definition Notes from the Specification 48 **Test References** 48 **Pass Condition** 48 Measurement Algorithm 48 Cycle to Cycle Period Jitter - tJIT(cc) - Test Method of Implementation 50 Signals of Interest 50 Test Definition Notes from the Specification 51 **Test References** 51 **Pass Condition** 51

Measurement Algorithm 51

```
53
Cumulative Error - tERR(n per) - Test Method of Implementation
   Signals of Interest
                        53
   Test Definition Notes from the Specification
                                                 54
                      55
   Test References
   Pass Condition
                     55
   Measurement Algorithm
                              55
Cumulative Error (across 13-50 cycles) - tERR(13-50 per) (Low Power) - Test Method of
   Implementation
                     57
   Signals of Interest
                        57
   Test Definition Notes from the Specification
                                                 57
   Test References
                      57
   Pass Condition
                     57
   Measurement Algorithm
                              58
Average HIGH Pulse Width - tCH(avg) - Test Method of Implementation
                                                                        59
   Signals of Interest
                        59
   Test Definition Notes from the Specification
                                                 60
                      60
   Test References
   Pass Condition
                     60
   Measurement Algorithm
                              61
                                                                         62
Absolute HIGH Pulse Width - tCH(abs) - Test Method of Implementation
   Signals of Interest
                        62
   Test Definition Notes from the Specification
                                                 62
   Test References
                      62
   Pass Condition
                     62
   Measurement Algorithm
                              63
Average Low Pulse Width - tCL(avg) - Test Method of Implementation
                                                                       64
   Signals of Interest
                        64
   Test Definition Notes from the Specification
                                                 65
   Test References
                      65
   Pass Condition
                     65
   Measurement Algorithm
                              66
Absolute Low Pulse Width - tCL(abs) - Test Method of Implementation
                                                                       67
   Signals of Interest
                        67
   Test Definition Notes from the Specification
                                                 67
   Test References
                      67
   Pass Condition
                     67
   Measurement Algorithm
                              68
```

Half Period Jitter - tJIT(duty) - Test Method of Implementation 69 Signals of Interest 69 Test Definition Notes from the Specification 70 **Test References** 70 **Pass Condition** 70 **Measurement Algorithm** 70 Average Clock Period - tCK(avg) - Test Method of Implementation 72 Signals of Interest 72 Test Definition Notes from the Specification 73 Test References 73 Pass Condition 73 **Measurement Algorithm** 74 Absolute Clock Period - tCK(abs) - Test Method of Implementation 75 Signals of Interest 75 Test Definition Notes from the Specification 75 **Test References** 75

Pass Condition 75 Measurement Algorithm

4 Single-Ended Signals Input/Output Parameters Tests

Probing for Single-Ended Signals Input/Output Parameters Tests 78 Test Procedure 79 VIH(AC) Test Method of Implementation 81 Signals of Interest 81 Test Definition Notes from the Specification 82 **Test References** 82 **PASS Condition** 82 Measurement Algorithm 82 VIH(DC) Test Method of Implementation 84 Signals of Interest 84 Test Definition Notes from the Specification 85 **Test References** 85 PASS Condition 85 Measurement Algorithm 85

76

```
VIL(AC) Test Method of Implementation
                                         87
   Signals of Interest
                        87
   Test Definition Notes from the Specification
                                                88
   Test References
                      88
   PASS Condition
                     88
   Measurement Algorithm
                              88
VIL(DC) Test Method of Implementation
                                          90
   Signals of Interest
                        90
   Test Definition Notes from the Specification
                                                91
   Test References
                      91
   PASS Condition
                     91
   Measurement Algorithm
                              91
SlewR Test Method of Implementation
                                        93
   Signals of Interest
                        93
   Test Definition Notes from the Specification
                                                 93
   Test References
                      94
   PASS Condition
                     94
   Measurement Algorithm
                              94
SlewF Test Method of Implementation
                                        96
   Signals of Interest
                        96
   Test Definition Notes from the Specification
                                                 96
   Test References
                      97
   PASS Condition
                     97
   Measurement Algorithm
                              97
SRQseR(40ohm) Test Method of Implementation
                                                  99
   Signals of Interest
                        99
   Test Definition Notes from the Specification
                                                 99
                      99
   Test References
   PASS Condition
                     99
                              100
   Measurement Algorithm
SRQseF(40ohm) Test Method of Implementation
                                                  101
   Signals of Interest
                        101
   Test Definition Notes from the Specification
                                                 101
   Test References
                      101
   PASS Condition
                     101
   Measurement Algorithm
                              102
```

```
SRQseR(60ohm) Test Method of Implementation
                                                 103
   Signals of Interest
                       103
   Test Definition Notes from the Specification
                                                103
   Test References
                     103
   PASS Condition
                     103
   Measurement Algorithm
                             104
SRQseF(60ohm) Test Method of Implementation
                                                 105
                       105
   Signals of Interest
                                                105
   Test Definition Notes from the Specification
   Test References
                     105
   PASS Condition
                     105
   Measurement Algorithm
                             106
VOH(AC) Test Method of Implementation
                                          107
   Signals of Interest
                       107
                                                107
   Test Definition Notes from the Specification
   Test References
                     107
   PASS Condition
                     108
   Measurement Algorithm
                             108
VOH(DC) Test Method of Implementation
                                          109
   Signals of Interest
                       109
   Test Definition Notes from the Specification
                                                109
   Test References
                     109
   PASS Condition
                     110
   Measurement Algorithm
                             110
VOL(AC) Test Method of Implementation
                                          111
   Signals of Interest
                       111
   Test Definition Notes from the Specification
                                                111
   Test References
                     111
   PASS Condition
                     112
   Measurement Algorithm
                             112
VOL(DC) Test Method of Implementation
                                          113
   Signals of Interest
                       113
   Test Definition Notes from the Specification
                                                113
   Test References
                     113
   PASS Condition
                     114
   Measurement Algorithm
                             114
```

5 Single-Ended Signals VIH/VIL (Address, Control) Tests

Probing for Single-Ended Signals VIH/VIL (Address, Control) Tests 116 Test Procedure 116 VIHCA(AC) Test Method of Implementation 118 Signals of Interest 118 Test Definition Notes from the Specification 118 **Test References** 118 **PASS Condition** 119 **Measurement Algorithm** 119 VIHCA(DC) Test Method of Implementation 120 Signals of Interest 120 Test Definition Notes from the Specification 120 **Test References** 120 **PASS Condition** 121 Measurement Algorithm 121 VILCA(AC) Test Method of Implementation 122 Signals of Interest 122 Test Definition Notes from the Specification 122 **Test References** 122 PASS Condition 123 **Measurement Algorithm** 123 VILCA(DC) Test Method of Implementation 124 Signals of Interest 124 Test Definition Notes from the Specification 124 **Test References** 124 **PASS Condition** 125 Measurement Algorithm 125

6 Single-Ended Signals VIH/VIL (Data, Mask) Tests

Probing for Single-Ended Signals VIH/VIL (Data, Mask) Tests 128 Test Procedure 129 VIHDQ(AC) Test Method of Implementation 131 Signals of Interest 131 Test Definition Notes from the Specification 131 **Test References** 131 PASS Condition 132 **Measurement Algorithm** 132

VIHDQ(DC) Test Method of Implementation 133 Signals of Interest 133 Test Definition Notes from the Specification 134 134 Test References **PASS Condition** 134 **Measurement Algorithm** 134 VILDQ(AC) Test Method of Implementation 135 Signals of Interest 135 Test Definition Notes from the Specification 135 Test References 135 PASS Condition 136 Measurement Algorithm 136 VILDQ(DC) Test Method of Implementation 137 Signals of Interest 137 Test Definition Notes from the Specification 138 **Test References** 138 **PASS Condition** 138

Measurement Algorithm 138

7 Single-Ended Signals AC Parameters Tests for Strobe Signals

Probing for Single-Ended Signals AC Input Parameters Tests for Strobe Signals 140 Test Procedure 141 VSEH(AC) (strobe) Test Method of Implementation 143 Signals of Interest 143 Test Definition Notes from the Specification 143 **Test References** 143 **PASS Condition** 143 **Measurement Algorithm** 144 VSEL(AC) (strobe) Test Method of Implementation 145 Signals of Interest 145 Test Definition Notes from the Specification 145 **Test References** 145 PASS Condition 145 **Measurement Algorithm** 146

8 Single-Ended Signals AC Parameters Tests for Clocks

Probing for Single-Ended Signals AC Input Parameters Tests for Clocks 148 Test Procedure 148

VSEH(AC) (clock) Test Method of Implementation	150
Signals of Interest 150	
Test Definition Notes from the Specification 15	50
Test References 150	
PASS Condition 150	
Measurement Algorithm 151	
VSEL(AC) (clock) Test Method of Implementation	152
VSEL(AC) (clock) Test Method of Implementation Signals of Interest 152	152
Signals of Interest 152	152 52
Signals of Interest 152	
Signals of Interest 152 Test Definition Notes from the Specification 15	

9 Single-Ended Signals Overshoot/Undershoot Tests

Probing for Overshoot/Undershoot Tests 156 Test Procedure 156
AC Overshoot Test Method of Implementation 158
Signals of Interest 158
Test Definition Notes from the Specification 159
Test References 160
PASS Condition 160
Measurement Algorithm 161
AC Undershoot Test Method of Implementation 162
Signals of Interest 162
Test Definition Notes from the Specification 163
Test References 164
PASS Condition 164
Measurement Algorithm 165

10 Differential Signals AC Input Parameters Tests

Probing for Differential Signals AC Input Parameters Tests 168
Test Procedure 168
VID(AC), AC Differential Input Voltage - Test Method of Implementation 170
Signals of Interest 170
Test Definition Notes from the Specification 170
Test References 171
PASS Condition 171
Measurement Algorithm 171

VIX(AC), AC Differential Input Cross Point Voltage - Test Method of Implementation 173 Signals of Interest 173 Test Definition Notes from the Specification 173 Test References 174 **PASS Condition** 174 Measurement Algorithm 174 VIHdiff(AC) Test Method of Implementation 176 Signals of Interest 176 Test Definition Notes from the Specification 177 Test References 177 **PASS Condition** 177 **Measurement Algorithm** 177 VIHdiff(DC) Test Method of Implementation 179 Signals of Interest 179 Test Definition Notes from the Specification 180 **Test References** 180 **PASS Condition** 180 **Measurement Algorithm** 180 VILdiff(AC) Test Method of Implementation 182 Signals of Interest 182 Test Definition Notes from the Specification 183 Test References 183 **PASS Condition** 183 **Measurement Algorithm** 183 VILdiff(DC) Test Method of Implementation 185 Signals of Interest 185 Test Definition Notes from the Specification 186 186 **Test References PASS Condition** 186 Measurement Algorithm 186

11 Differential Signal AC Output Parameters Tests

Probing for Differential Signals AC Output Parameters Tests 190 Test Procedure 190 VOX , AC Differential Output Cross Point Voltage - Test Method of Implementation 192 Signals of Interest 192 Test Definition Notes from the Specification 192 193 Test References **PASS** Condition 193 **Measurement Algorithm** 193 SRQdiffR(40ohm) Test Method of Implementation 194 Signals of Interest 194 Test Definition Notes from the Specification 194 Test References 194 PASS Condition 194 Measurement Algorithm 194 SRQdiffF(40ohm) Test Method of Implementation 196 Signals of Interest 196 Test Definition Notes from the Specification 196 **Test References** 196 **PASS** Condition 196 Measurement Algorithm 196 SRQdiffR(60ohm) Test Method of Implementation 198 Signals of Interest 198 Test Definition Notes from the Specification 198 Test References 198 **PASS Condition** 198 Measurement Algorithm 198 SRQdiffF(60ohm) Test Method of Implementation 200 Signals of Interest 200 Test Definition Notes from the Specification 200 200 **Test References PASS Condition** 200 200 Measurement Algorithm VOHdiff(AC) Test Method of Implementation 202 Signals of Interest 202 Test Definition Notes from the Specification 202 202 **Test References PASS Condition** 202 **Measurement Algorithm** 203

VOLdiff(AC) Test Method of Implementation 204 Signals of Interest 204 Test Definition Notes from the Specification 204 Test References 204 PASS Condition 204 Measurement Algorithm 205

12 Differential Signals Clock Cross Point Voltage Tests

Probing for Differential Signals Clock Cross Point Voltage Tests 208 Test Procedure 208 VIXCA, Clock Cross Point Voltage - Test Method of Implementation 210 Signals of Interest 210 Test Definition Notes from the Specification 210 Test References 210 PASS Condition 210 Measurement Algorithm 210

13 Differential Signals Strobe Cross Point Voltage Tests

Probing for Differential Signals Strobe Cross Point Voltage Tests 214 Test Procedure 214

VIXDQ, Strobe Cross Point Voltage - Test Method of Implementation 216 Signals of Interest 216 Test Definition Notes from the Specification 216 Test References 216 PASS Condition 216 Measurement Algorithm 216

14 Clock Timing (CT) Tests

Probing for Clock Timing Tests 220 Test Procedure 220 tAC, DQ Output Access Time from CK/CK# - Test Method of Implementation 222 Signals of Interest 222 Test Definition Notes from the Specification 223 **Test References** 223 PASS Condition 223 **Measurement Algorithm** 223

tDQSCK, DQS Output Access Time from CK/CK# - Test Method of Implementation 224 Signals of Interest 224 Test Definition Notes from the Specification 225 Test References 226 **PASS Condition** 226 **Measurement Algorithm** 227 tDQSCK (Low Power), DQS Output Access Time from CK_t, CK_c - Test Method of Implementation 228 Signals of Interest 228 Test Definition Notes from the Specification 229 **Test References** 229 PASS Condition 229 **Measurement Algorithm** 230 tDVAC (Clock), Time Above VIHdiff(AC)/below VILdiff(AC) - Test Method of Implementation 231 Signals of Interest 231 Test Definition Notes from the Specification 232 **Test References** 233 PASS Condition 233 **Measurement Algorithm** 233 234 tQHS, Data Hold Skew Factor - Test Method of Implementation Signals of Interest 234 Test Definition Notes from the Specification 234

Measurement Algorithm 235

234

235

Test References

PASS Condition

15 Data Strobe Timing (DST) Tests

Probing for Data Strobe Timing Tests 239 Test Procedure 239 tHZ(DQ), DQ Out HIGH Impedance Time From CK/CK# - Test Method of Implementation 241 Signals of Interest 241 Test Definition Notes from the Specification 242 **Test References** 243 PASS Condition 243 Measurement Algorithm 243

244 tLZ(DQS), DQS Low-Impedance Time from CK/CK# - Test Method of Implementation Signals of Interest 244 Test Definition Notes from the Specification 245 Test References 246 **PASS Condition** 246 **Measurement Algorithm** 246 tLZ(DQ), DQ Low-Impedance Time from CK/CK# - Test Method of Implementation 247 Signals of Interest 247 Test Definition Notes from the Specification 248 Test References 249 PASS Condition 249 Measurement Algorithm 249 tDQSQ, DQS-DQ Skew for DQS and Associated DQ Signals - Test Method of Implementation 250 250 Signals of Interest Test Definition Notes from the Specification 251 Test References 252 PASS Condition 252 **Measurement Algorithm** 253 tQH, DQ/DQS Output Hold Time From DQS - Test Method of Implementation 254 254 Signals of Interest Test Definition Notes from the Specification 255 **Test References** 256 **PASS Condition** 256 **Measurement Algorithm** 257 tDQSS, DQS Latching Transition to Associated Clock Edge - Test Method of Implementation 258 Signals of Interest 258 Test Definition Notes from the Specification 259 **Test References** 261 PASS Condition 261 **Measurement Algorithm** 261 tDQSH, DQS Input HIGH Pulse Width - Test Method of Implementation 263 Signals of Interest 263 Test Definition Notes from the Specification 264 Test References 266 **PASS Condition** 266 **Measurement Algorithm** 266

tDQSL, DQS Input Low Pulse Width - Test Method of Implementation 267 Signals of Interest 267 Test Definition Notes from the Specification 268 270 Test References **PASS Condition** 270 Measurement Algorithm 270 tDSS, DQS Falling Edge to CK Setup Time - Test Method of Implementation 271 Signals of Interest 271 Test Definition Notes from the Specification 272 Test References 273 PASS Condition 273 Measurement Algorithm 273 tDSH, DQS Falling Edge Hold Time from CK - Test Method of Implementation 275 Signals of Interest 275 Test Definition Notes from the Specification 276 **Test References** 277 **PASS Condition** 277 Measurement Algorithm 277 tWPST, Write Postamble - Test Method of Implementation 279 Signals of Interest 279 Test Definition Notes from the Specification 280 Test References 281 **PASS Condition** 282 **Measurement Algorithm** 282 tWPRE, Write Preamble - Test Method of Implementation 283 Signals of Interest 283 Test Definition Notes from the Specification 284 **Test References** 285 **PASS Condition** 286 286 Measurement Algorithm tRPRE, Read Preamble - Test Method of Implementation 287 Signals of Interest 287 Test Definition Notes from the Specification 288 290 **Test References PASS Condition** 290 **Measurement Algorithm** 291

tRPST, Read Postamble - Test Method of Implementation 292 Signals of Interest 292 Test Definition Notes from the Specification 293 295 Test References **PASS Condition** 295 **Measurement Algorithm** 296 tHZ(DQ) Test (Low Power), DQ Out HIGH Impedance Time From Clock - Test Method of Implementation 297 Signals of Interest 297 Test Definition Notes from the Specification 298 **Test References** 298 PASS Condition 298 **Measurement Algorithm** 299 tHZ(DQS) Test (Low Power), DQS Out HIGH Impedance Time From Clock - Test Method of Implementation 300 Signals of Interest 300 Test Definition Notes from the Specification 301 **Test References** 301 PASS Condition 301 **Measurement Algorithm** 302 tLZ(DQS) Test (Low Power), DQS Low-Impedance Time from Clock - Test Method of Implementation 303 303 Signals of Interest Test Definition Notes from the Specification 304 Test References 304 **PASS Condition** 304 **Measurement Algorithm** 305 tLZ(DQ) Test (Low Power), DQ Low-Impedance Time from Clock - Test Method of Implementation 306 306 Signals of Interest Test Definition Notes from the Specification 307 **Test References** 307 PASS Condition 307 308 **Measurement Algorithm** tQSH, DQS Output High Pulse Width - Test Method of Implementation 309 Signals of Interest 309 Test Definition Notes from the Specification 310 **Test References** 310 PASS Condition 310 Measurement Algorithm 311

tQSL, DQS Output Low Pulse Width - Test Method of Implementation 312 Signals of Interest 312 Test Definition Notes from the Specification 313 Test References 313 PASS Condition 313 Measurement Algorithm 314

tDQSS Test (Low Power), DQS Latching Transition to Associated Clock Edge - Test Method of Implementation 315 Signals of Interest 315 Test Definition Notes from the Specification 316 Test References 316 PASS Condition 316 Measurement Algorithm 316

tDVAC (Strobe), Time Above VIHdiff(AC)/below VILdiff(AC) - Test Method of Implementation 318 Signals of Interest 318 Test Definition Notes from the Specification 319 Test References 320 PASS Condition 320 Measurement Algorithm 320

16 Data Timing Tests

Probing for Data Timing Tests 322 Test Procedure 322 tDS(base), Differential DQ and DM Input Setup Time - Test Method of Implementation 325 325 Signals of Interest Test Definition Notes from the Specification 326 Test References 328 **PASS Condition** 328 328 Measurement Algorithm tDH(base), Differential DQ and DM Input Hold Time - Test Method of Implementation 330 Signals of Interest 330 Test Definition Notes from the Specification 331 **Test References** 333 PASS Condition 333 **Measurement Algorithm** 333

tDS(derate), Differential DQ and DM Input Setup Time with Derating Support - Test Method of Implementation 335 335 Signals of Interest Test Definition Notes from the Specification 335 Test References 346 PASS Condition 347 **Measurement Algorithm** 347 tDH(derate), Differential DQ and DM Input Hold Time with Derating Support - Test Method of Implementation 348 348 Signals of Interest Test Definition Notes from the Specification 348 Test References 359 **PASS Condition** 360 Measurement Algorithm 360 tDS1(base), Single-Ended DQ and DM Input Setup Time - Test Method of Implementation 361 Signals of Interest 361 Test Definition Notes from the Specification 361 **Test References** 361 **PASS Condition** 361 Measurement Algorithm 362 tDH1(base), Single-Ended DQ and DM Input Hold Time - Test Method of Implementation 363 Signals of Interest 363 Test Definition Notes from the Specification 363 363 **Test References** PASS Condition 363 **Measurement Algorithm** 364 tDS1(derate), Single-Ended DQ and DM Input Setup Time with Derating Support - Test Method of Implementation 365 Signals of Interest 365 Test Definition Notes from the Specification 365 **Test References** 368 **PASS Condition** 368 Measurement Algorithm 369

tDH1(derate), Single-Ended DQ and DM Input Hold Time with Derating Support - Test Method of Implementation 370 370 Signals of Interest Test Definition Notes from the Specification 370 Test References 373 PASS Condition 373 Measurement Algorithm 374 tVAC (Data), Time Above VIH(AC)/below VIL(AC) - Test Method of Implementation 375 Signals of Interest 375 Test Definition Notes from the Specification 376 **Test References** 377 **PASS Condition** 377 **Measurement Algorithm** 377 tDIPW, DQ and DM Input Pulse Width - Test Method of Implementation 378 Signals of Interest 378 Test Definition Notes from the Specification 378 Test References 378 PASS Condition 378 **Measurement Algorithm** 379 tQHP, Data Half Period - Test Method of Implementation 380 380 Signals of Interest Test Definition Notes from the Specification 380 **Test References** 380 **PASS Condition** 380 Measurement Algorithm 381 17 Command and Address Timing (CAT) Tests **Probing for Command Address Timing Tests** 384

Test Procedure 384 tlS(base) - Address and Control Input Setup Time - Test Method of Implementation 386 Signals of Interest 386 Test Definition Notes from the Specification 387 Test References 388 PASS Condition 388 Measurement Algorithm 389

tIH(base) - Address and Control Input Hold Time - Test Method of Implementation 390 Signals of Interest 390 Test Definition Notes from the Specification 391 Test References 392 PASS Condition 392 Measurement Algorithm 393

tlS(derate) - Address and Control Input Setup Time with Derating Support - Test Method of Implementation 394 Signals of Interest 394 Test Definition Notes from the Specification 394 Test References 405 PASS Condition 406 Measurement Algorithm 406

tlH(derate) - Address and Control Input Hold Time with Derating Support - Test Method of Implementation 407 Signals of Interest 407 Test Definition Notes from the Specification 407 Test References 418 PASS Condition 419 Measurement Algorithm 419

tVAC (CS, CA), Time Above VIH(AC)/below VIL(AC) - Test Method of Implementation 420
Signals of Interest 420
Test Definition Notes from the Specification 421
Test References 422
PASS Condition 422
Measurement Algorithm 422

18 Custom Mode Read-Write Eye-Diagram Tests

Probing for Custom Mode Read-Write Eye Diagram Tests 426 Test Procedure 426
User Defined Real-Time Eye Diagram Test for Read Cycle Method of Implementation 430 Signals of Interest 430 Measurement Algorithm 430
User Defined Real-Time Eye Diagram Test for Write Cycle Method of Implementation 432 Signals of Interest 432


Measurement Algorithm 432

19 Calibrating the Infiniium Oscilloscope and Probe

Required Equipment for Oscilloscope Calibration 435 Internal Calibration 436 Required Equipment for Probe Calibration 439 Probe Calibration 440 Connecting the Probe for Calibration 440 Verifying the Connection 442 Running the Probe Calibration and Deskew 444 Verifying the Probe Calibration 446

20 InfiniiMax Probing

Index



N5413B DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation

Installing the DDR2(+LP) Compliance Test Application

Installing the Software 35 Installing the License Key 35

If you purchased the N5413B DDR2(+LP) Compliance Test Application separately, you need to install the software and license key.

Installing the Software

- 1 Make sure you have the minimum version of Infiniium oscilloscope software (see the N5413B test application release notes) by choosing Help>About Infiniium... from the main menu.
- **2** To obtain the DDR2(+LP) Compliance Test Application, go to Agilent website: <u>http://www.agilent.com/find/N5413B</u>.
- **3** The link for DDR2(+LP) Compliance Test Application will appear. Double-click on it and follow the instructions to download and install the application software.

Installing the License Key

1 Request a license code from Agilent by following the instructions on the Entitlement Certificate.

You will need the oscilloscope's "Option ID Number", which you can find in the **Help>About Infiniium...** dialog box.

- 2 After you receive your license code from Agilent, choose Utilities>Install Option License....
- **3** In the Install Option License dialog, enter your license code and click **Install License**.
- **4** Click **OK** in the dialog that tells you to restart the Infiniium oscilloscope application software to complete the license installation.
- 5 Click Close to close the Install Option License dialog.
- 6 Choose File>Exit.

1 Installing the DDR2(+LP) Compliance Test Application

7 Restart the Infiniium oscilloscope application software to complete the license installation.



2

N5413B DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation

Preparing to Take Measurements

Calibrating the Oscilloscope 38 Starting the DDR2(+LP) Compliance Test Application 39

Before running the DDR2(+LP) automated tests, you should calibrate the oscilloscope and probe. No test fixture is required for this DDR2(+LP) application. After the oscilloscope and probe have been calibrated, you are ready to start the DDR2(+LP) Compliance Test Application and perform the measurements.

2 Preparing to Take Measurements

Calibrating the Oscilloscope

If you haven't already calibrated the oscilloscope and probe, see Chapter 19, "Calibrating the Infiniium Oscilloscope and Probe".

NOTE If the ambient temperature changes more than 5 degrees Celsius from the calibration temperature, internal calibration should be performed again. The delta between the calibration temperature and the present operating temperature is shown in the Utilities>Calibration menu.

NOTE If you switch cables between channels or other oscilloscopes, it is necessary to perform cable and probe calibration again. Agilent recommends that, once calibration is performed, you label the cables with the channel on which they were calibrated.

Starting the DDR2(+LP) Compliance Test Application

- 1 Ensure that the RAM reliability test software is running in the computer system where the Device Under Test (DUT) is attached. This software performs tests to all unused RAM in the system by producing a repetitive burst of read-write data signals to the DDR2 memory.
- 2 To start the DDR2(+LP) Compliance Test Application: From the Infinitum oscilloscope's main menu, choose Analyze>Automated Test Apps>DDR2(+LP) Test.

Analyze Utilities Math (FFT and m Histogram Mask Test Jitter Setup Serial Data Equalization Apps Needing Up Automated Test A Vector Signal Ana	ore) 6. n 4 C grade DDR2 2.50 Test
File View	st DDR2(+LP) Device 1 * Tools Help Image: Set Up Set Up Set Up Set Up Set Up Device Identifier: Image: Setting Key in any value Set Mask File Derate Table File
Run Tests	☐ Low Power

Figure 1 The DDR2(+LP) Compliance Test Application

NOTE If DDR2(+LP) Test does not appear in the Automated Test Apps menu, the DDR2(+LP) Compliance Test Application has not been installed (see Chapter 1, "Installing the DDR2(+LP) Compliance Test Application").

Figure 1 shows the DDR2(+LP) Compliance Test Application main window. The task flow pane, and the tabs in the main pane, show the steps you take in running the automated tests:

Set Up	Lets you identify and setup the test environment, including information about the device under test.
Select Tests	Lets you select the tests you want to run. The tests are organized hierarchically so you can select all tests in a group. After tests are run, status indicators show which tests have passed, failed, or not been run, and there are indicators for the test groups.
Configure	Lets you configure test parameters (like memory depth). This information appears in the HTML report.
Connect	Shows you how to connect the oscilloscope to the device under test for the tests to be run.
Run Tests	Starts the automated tests. If the connections to the device under test need to be changed while multiple tests are running, the tests pause, show you how to change the connection, and wait for you to confirm that the connections have been changed before continuing.
Results	Contains more detailed information about the tests that have been run. You can change the thresholds at which marginal or critical warnings appear.
Html Report	Shows a compliance test report that can be printed.

NOTE


When you close the DDR2(+LP) application, each channel's probe is configured as single-ended or differential depending on the last DDR2(+LP) test that was run.

Online Help Topics

For information on using the DDR2(+LP) Compliance Test Application, see its online help (which you can access by choosing Help>Contents... from the application's main menu). The DDR2(+LP) Compliance Test Application's online help describes:

- Starting the DDR2(+LP) compliance test application.
 - To view/minimize the task flow pane
 - To view/hide the toolbar
- Creating or Opening a Test Project
- Setting up DDR2(+LP) test environment.
- Selecting tests.
- Configuring tests.
- User-Defined compliance limits.
- Connecting the oscilloscope to the DUT.
- Running tests.
- Viewing test results.
 - To delete trials from the results
 - · To show reference images and flash mask hits
 - To change the display settings
 - To change the remote settings
 - To change the margin thresholds and trial report display
 - To change the user prompt option
- To change the auto-recovery option
- Viewing/printing the HTML test report.
- Understanding the HTML report.
- Saving test projects.

2 Preparing to Take Measurements



3

N5413B DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation

Measurement Clock Tests

Probing for Measurement Clock Tests 44 Clock Period Jitter - tJIT(per) - Test Method of Implementation 47 Cycle to Cycle Period Jitter - tJIT(cc) - Test Method of Implementation 50 Cumulative Error - tERR(n per) - Test Method of Implementation 53 Cumulative Error (across 13-50 cycles) - tERR(13-50 per) (Low Power) -Test Method of Implementation 57 Average HIGH Pulse Width - tCH(avg) - Test Method of Implementation 59 Absolute HIGH Pulse Width - tCH(abs) - Test Method of Implementation 62 Average Low Pulse Width - tCL(avg) - Test Method of Implementation 64 Absolute Low Pulse Width - tCL(abs) - Test Method of Implementation 67 Half Period Jitter - tJIT(duty) - Test Method of Implementation 69 Average Clock Period - tCK(avg) - Test Method of Implementation 72 Absolute Clock Period - tCK(abs) - Test Method of Implementation 75

This section provides the Methods of Implementation (MOIs) for Rising Edge and Pulse Measurements Clock tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

3 Measurement Clock Tests

Probing for Measurement Clock Tests

When performing the Measurement Clock tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connections for Rising Edge and Pulse Measurement Clock tests may look similar to the following diagram. Refer to the Connection tab in DDR2 Electrical Performance Compliance application for the exact number of probe connections.




Figure 2 Probing for Measurement Clock Tests

You can use any of the oscilloscope channels as the Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channel shown in Figure 2 is just an example.)

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 451.

Test Procedure

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 39.
- 2 Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is attached. This software will perform a test on all the unused RAM on

the system by producing a repetitive burst of read-write data signals to the DDR2 memory.

- **3** Connect the differential solder-in probe head to the PUT on the DDR2/LPDDR2 devices.
- 4 Connect the oscilloscope probes to any of the oscilloscope channels.
- **5** In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For the DDR2 Measurement Clock tests, you can select either DDR2-667, DDR2-800 and DDR2-1066 speed grade. If another Speed Grade is selected, the Measurement Clock test options will not be displayed at the Select Tests tab. For the LPDDR2 Measurement Clock tests, any of the available LPDDR2 Speed Grades can be selected by checking the Low Power box in the Set Up tab to display the LPDDR2 Speed Grades.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 3 Selecting Measurement Clock Tests

3 Measurement Clock Tests

9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the test, and view the test results.

Clock Period Jitter - tJIT(per) - Test Method of Implementation

This test is applicable to the Rising Edge Measurement and Falling Edge Measurement. The purpose of this test is to measure the difference between a measured clock period and the average clock period across multiple cycles of the clock. You can specify the rising and/or the falling edge of your signal for this measurement.

Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: READ or WRITE

Signal(s) of Interest:

• Clock Signal

Signals required to perform the test on the oscilloscope:

Test Definition Notes from the Specification

Table 2Specific Note 35

Parameter	Symbol	DDR2	-667	DDR2-800		DDR2-800 Un		Units	Notes
		Min	Max	Min	Max				
Clock Period Jitter	tJIT(per)	-125	125	-100	100	ps	35		

Table 3Specific Note 30

Parameter	Symbol	DDR2-	1066	Units	Notes
		Min	Max		
Clock Period Jitter	tJIT(per)	-90	90	ps	30

Table 4 Table 103 - LPDDR2 AC Timing Table

Parameter	Symbol		min					LPD	DR2					Unit
		max	t _{CK}	1066	933	800	667	533	466 ^{*5}	400	333	266 ^{*5}	200 ^{*5}	
Max. Frequency ^{*4}		~		533	466	400	333	266	233	200	166	133	100	MHz
					Clo	ck Timi	ng							
Clock Period	t _{JIT} (per),	min		-90	-95	-100	-110	-120	-130	-140	-150	-180	-250	
Jitter (with allowed jitter)	allowed	max		90	95	100	110	120	130	140	150	180	250	ps

Test References

See Specific Note 35 in the *JEDEC Standard JESD79-2E*, Specific Note 30 in the *JESD208*, and Table 103 in the *JESD209-2B*.

Pass Condition

The tJIT(per) measurement value should be within the conformance limits as specified in the JEDEC specification.

Measurement Algorithm

- 1 This measurement measures the difference between every period inside a 200-cycle window with the average of the whole window.
- **2** Calculate the average for periods 1 to 200.

- **3** Measure the difference between period #1 with the average and save the answer as a measurement result.
- **4** Measure the difference between period #2 with the average and save the answer as a measurement result.
- **5** Continue with the same procedures until you complete the comparison for period #200 with the average. By now, 200 measurement results are generated.
- 6 Slide the window by one and measure the average of 2-201.
- 7 Compare period #2 with the new average. Continue the comparison for period #3, #4, ... #200, #201. By now, 200 more measurement results are added, with the total of 400 values.
- 8 Slide the window by one and measure the average of 3-202.
- 9 Compare period #3 with the new average. Continue the comparison for period #4, #5, ... #201, #202. By now, 200 more measurement results are added, with the total of 600 values.
- **10** Check these 600 results for the smallest and largest values (worst cases values).
- 11 Compare the test results against the compliance test limits.

3 Measurement Clock Tests

Cycle to Cycle Period Jitter - tJIT(cc) - Test Method of Implementation

This test is applicable to the Rising Edge Measurement as well as Falling Edge Measurement. The purpose of this test is to measure the difference in the clock period between two consecutive clock cycles. The tJIT(cc) Rising Edge Measurement measures the clock period from the rising edge of a clock cycle to the next rising edge. The tJIT(cc) Falling Edge Measurement measures the clock period from the falling edge to falling edge. The test will show a fail status if the total failed waveforms is greater than 0.

Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: **READ** or **WRITE**

Signal(s) of Interest:

Clock Signal

Signals required to perform the test on the oscilloscope:

Test Definition Notes from the Specification

Table 5Specific Note 35

Parameter	Symbol	DDR2	-667	DDR2	-800	Units	Notes
		Min	Max	Min	Max		
Cycle to Cycle Period Jitter	tJIT(cc)	-250	250	-200	200	ps	35

Table 6Specific Note 30

Parameter	Symbol	DDR2-1066		Units	Notes
		Min	Max		
Cycle to Cycle Period Jitter	tJIT(cc)	-180	180	ps	30

Table 7 Table 103 - LPDDR2 AC Timing Table

Parameter	Symbol	min	nin min nax t _{ov}					LPI	DDR2					Unit
		max		1066	933	800	667	533	466 ^{*5}	400	333	266 ^{*5}	200 ^{*5}	
Max. Frequency ^{*4}		~		533	466	400	333	266	233	200	166	133	100	MHz
Clock Timing										•				
Maximum Clock Jitter between two consecutive clock cycles (with allowed jitter)	t _{JIT} (cc), allowed	max		180	190	200	220	240	260	280	300	360	500	ps

Test References

See Specific Note 35 in the *JEDEC Standard JESD79-2E*, Specific Note 30 in the *JESD208*, and Table 103 in *JESD209-2B*.

Pass Condition

The tJIT(cc) measurement value should be within the conformance limits as specified in the JEDEC specification.

Measurement Algorithm

- 1 Measure the difference between every adjacent pair of periods.
- 2 Generate 201 measurement results.

3 Measurement Clock Tests

- **3** Check the results for the smallest and largest values (worst case values).
- 4 Compare the test results against the compliance test limits.

Cumulative Error - tERR(n per) - Test Method of Implementation

This Cumulative Error (across "n" cycles) test is applicable to the Rising Edge Measurement as well as the Falling Edge Measurement. The purpose of this test is to measure the difference between a measured clock period and the average clock period across multiple cycles of the clock. Supported measurements include multiple cycle windows with values of "n" (for "n" cycle) where n>5 but less than 50.

Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: **READ** or **WRITE**

Signal(s) of Interest:

• Clock Signal

Signals required to perform the test on the oscilloscope:

Test Definition Notes from the Specification

Table 8Specific Note 35

Parameter	Symbol	DDR2	-667	DDR2	-800	Units	Notes
		min	max	min	max		
Cumulative error across 2 cycles	tERR(2per)	-175	175	-150	150	ps	35
Cumulative error across 3 cycles	tERR(3per)	-225	225	-175	175	ps	35
Cumulative error across 4 cycles	tERR(4per)	-250	250	-200	200	ps	35
Cumulative error across 5 cycles	tERR(5per)	-250	250	-200	200	ps	35
Cumulative error across n cycles, n = 610, inclusive	tERR(6-10 per)	-350	350	-300	300	ps	35
Cumulative error across n cycles, n = 1150, inclusive	tERR(11-50 per)	-450	450	-450	450	ps	35

Table 9Specific Note 30

Parameter	Symbol	DDR2-	1066	Units	Notes	
		min	max			
Cumulative error across 2 cycles	tERR(2per)	-132	132	ps	30	
Cumulative error across 3 cycles	tERR(3per)	-157	157	ps	30	
Cumulative error across 4 cycles	tERR(4per)	-175	175	ps	30	
Cumulative error across 5 cycles	tERR(5per)	-188	188	ps	30	
Cumulative error across n cycles, n = 610, inclusive	tERR(6-10 per)	-250	250	ps	30	
Cumulative error across n cycles, n = 1150, inclusive	tERR(11-50 per)	-425	425	ps	30	

Table 10 Table 103 - LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LPD	DR2					Unit	
		max	t _{CK}	1066	933	800	667	533	466 ^{*5}	400	333	266 ^{*5}	200 ^{*5}		
Max. Frequency ^{*4}		~		533	466	400	333	266	233	200	166	133	100	MHz	
					Cloc	k Timir	ng								
Cumulative error	t _{JIT} (2per),		min		-132	-140	-147	-162	-177	-191	-206	-221	-265	-368	
across 2 cycles	allowed	max		132	140	147	162	177	191	206	221	265	368	ps	
Cumulative error	t _{JIT} (3per),	min		-157	-166	-175	-192	-210	-227	-245	-262	-314	-437		
across 3 cycles a	allowed	max		157	166	175	192	210	227	245	262	314	437	ps	

Cumulative error	t _{JIT} (4per),	min	-175	-185	-194	-214	-233	-253	-272	-291	-350	-486	
across 4 cycles	allowed	max	175	185	194	214	233	253	272	291	350	486	ps
Cumulative error	t _{JIT} (5per),	min	-188	-199	-209	-230	-251	-272	-293	-314	-377	-524	
across 5 cycles	allowed	max	188	199	209	230	251	272	293	314	377	524	ps
Cumulative error	t _{JIT} (6per),	min	-200	-211	-222	-244	-266	-288	-311	-333	-399	-555	
across 6 cycles	allowed	max	200	211	222	244	266	288	311	333	399	555	ps
Cumulative error	t _{JIT} (7per),	min	-209	-221	-232	-256	-279	-302	-325	-248	-418	-581	
across 7 cycles	allowed	max	209	221	232	256	279	302	325	248	418	581	ps
-	t _{JIT} (8per), allowed	min	-217	-229	-241	-256	-290	-314	-338	-362	-435	-604	
		max	217	229	241	256	290	314	338	362	435	604	ps
Cumulative error	t _{JIT} (9per),	min	-224	-237	-249	-274	-299	-324	-349	-374	-449	-624	
across 9 cycles	allowed	max	224	237	249	274	299	324	349	374	449	624	ps
Cumulative error	t _{JIT} (10per),	min	-231	-244	-257	-282	-308	-334	-359	-385	-462	-641	
across 10 cycles	allowed	max	231	244	257	282	308	334	359	385	462	641	ps
Cumulative error	t _{JIT} (11per),	min	-237	-250	-263	-289	-316	-342	-368	-395	-474	-658	
across 11 cycles al	allowed	max	237	250	263	289	316	342	368	395	474	658	ps
Cumulative error	t _{JIT} (12per),	min	-242	-256	-269	-296	-323	-350	-377	-403	-484	-672	
across 12 cycles allowed	max	242	256	269	296	323	350	377	403	484	672	ps	

Test References

See Specific Note 35 in the *JEDEC Standard JESD79-2E*, Specific Note 30 in the *JESD208*, and Table 103 in the *JESD209-2B*.

Pass Condition

The tERR measurement value should be within the conformance limits as specified in the JEDEC specification.

Measurement Algorithm

- 1 tERR(2per) is similar to tJIT(per), except it makes a small 2-cycle window inside the big 200-cycle window and compares the average of the small window with the average of the big window.
- **2** Calculate the average for periods 1 to 200.

- **3** Calculate the average for periods 1 and 2.
- **4** Measure the difference of these two averages and save the answer as a measurement result.
- **5** Calculate the average of periods 2 and 3, and measure the difference between this average and the big window average.
- 6 Continue with the same procedures until the average of periods 199 and 200 to the big window average is compared. By now, 199 measurement results are generated.
- 7 Slide the big window by one and start comparing the average of periods 2 and 3 with the new big window average until the comparison for periods 200 and 201 with the big window is completed. By now, 199 more measurements are added, with the total of 398 measurement values.
- 8 Slide the big window by one again and repeat the same procedures. By now, 199 more measurements are added, with the total of 597 measurement values.
- **9** Check the 597 results for the smallest and largest values (worst case values).
- 10 Compare the test results to the compliance test limits.
- **11** tERR(3per) is the same as tERR(2per) except the small window size is three periods wide. tERR(4per) uses small window size of four periods, and tERR(5per) uses five periods.
- 12 tERR(6-10per) executes tERR(6per), tERR(7per), tERR(8per), tERR(9per) and tERR(10per), combines all the measurement results together into one big pool, and checks for the smallest and largest values.
- 13 tERR(11-50per) does the same for tERR(11per) through tERR(50per).

Cumulative Error (across 13-50 cycles) - tERR(13-50 per) (Low Power) -Test Method of Implementation

This Cumulative Error (across 13-50 cycles) test is applicable to the Rising Edge Measurement as well as the Falling Edge Measurement. The purpose of this test is to measure the difference between a measured clock period and the average clock period across multiple cycles of the clock from 13 cycles to 50 cycles.

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: **READ** or **WRITE**

Signal(s) of Interest:

Clock Signal

Signals required to perform the test on the oscilloscope:

• Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

 Table 11
 Table 103 - LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LP	DDR2					Unit
		max	t _{CK}	1066	933	800	667	533	466 ^{*5}	400	333	266 ^{*5}	200 ^{*5}	
Max. Frequency ^{*4}		~		533	466	400	333	266	233	200	166	133	100	MHz
					C	lock Ti	ming				•	•		
Cumulative	t _{ERR} (nper),	min		t	_{ERR} (npe	er),allov	wed,mii	า = (1 +	0.68ln(n)) * t _{JIT}	(per),al	lowed,m	in	
error across n = 13, 14, 49, 50 cycles	allowed	max		t _E	_{RR} (npe	r),allov	ved,ma	к = (1 +	0.68ln(n)) * t _{JIT}	(per),al	lowed,m	ах	ps

Test References

See Table 103 in the JESD209-2B.

Pass Condition

The tERR measurement value from 13-cycle through 50-cycle should be within the conformance limits as specified in the JEDEC specification.

Measurement Algorithm

Example input test signal: Frequency: 1 KHz, Number of cycles acquired: 202. tERR(13-50per) executes tERR(13per) through tERR(50per). For tERR(13per):

- 1 Calculate the average for periods 1-200.
- 2 Calculate the average for periods 1-13.
- **3** Measure the difference between these two averages and save the answer as a tERR(13per) result.
- **4** Continue with the same procedures until the average of the last thirteen periods (188-200) is compared to the average for periods 1-200.
- **5** Slide the window by one and start comparing the average of periods 2-14 and end by comparing the average of periods 189-201.
- 6 Slide the window by one again and repeat the same procedures.
- 7 Calculate the compliance upper and lower limits for tERR(13per): Upper limit = $(1 + 0.68\ln(n)) * t_{JIT}(per)$,max. (where n=13) Lower limit = $(1 + 0.68\ln(n)) * t_{JIT}(per)$,min. (where n=13) NOTE: $t_{JIT}(per)$,max and $t_{JIT}(per)$,min vary depending on the speed grade selected.
- 8 Check all tERR(13per) results for the smallest and largest values (worst case values).
- **9** Compare the worst case tERR(13per) results to the compliance test limit.
- 10 Perform the same procedure for tERR(14per) through tERR(50per).

Average HIGH Pulse Width - tCH(avg) - Test Method of Implementation

The purpose of this test is to measure the average duty cycle of all the positive pulse widths within a window of 200 consecutive cycles.

Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: READ or WRITE

Signal(s) of Interest:

• Clock Signal

Signals required to perform the test on the oscilloscope:

Test Definition Notes from the Specification

Table 12 Timing Parameters by Speed Grade (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-667		DDR2	-800		Specific	
		Min	Max	Min	Max		Notes	
Average clock HIGH pulse width	tCH(avg)	0.48	0.52	0.48	0.52	tCK(avg)	35,36	

Table 13 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-	1066		Specific	
		Min	Max		Notes	
Average clock HIGH pulse width	tCH(avg)	0.48	0.52	tCK(avg)	30,31	

Table 14 Table 103 - LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LPD	DR2					Unit
		max	t _{CK}	1066	933	800	667	533	466 ^{*5}	400	333	266 ^{*5}	200 ^{*5}	
Max. Frequency ^{*4}		~		533	466	400	333	266	233	200	166	133	100	MHz
						Clock ⁻	Гiming							
Average high	t _{CH} (avg)	min						0	.45					t _{CK} (avg)
pulse width		max		0.55										

Test References

See Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*, Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*, and Table 103 in the *JESD209-2B*.

Pass Condition

The tCH measurement value should be within the conformance limits as specified in the JEDEC specification.

Measurement Algorithm

- 1 Measure the sliding "window" of 200 cycles.
- 2 Measure the width of the high pulses 1-200 and determine the average value for this window. By now, one measurement result is generated.
- **3** Measure the width of the high pulses 2-201 and determine the average value for this window. By now, one measurement result is generated, with the total of two measurement results.
- **4** Measure the width of the high pulses 3-202 and determine the average value for this window. By now, one measurement result is generated, with the total of three measurement results.
- **5** Check the total 3 results for the smallest and largest values (worst case values).
- 6 Compare the test results against the compliance test limits.

Absolute HIGH Pulse Width - tCH(abs) - Test Method of Implementation

The purpose of this test is to measure the absolute duty cycle of all the positive pulse widths within a window of 202 consecutive cycles.

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: **READ** or **WRITE**

Signal(s) of Interest:

• Clock Signal

Signals required to perform the test on the oscilloscope:

• Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

Table 15 Table 103 - LPDDR2 AC Timin	g Table
--	---------

Parameter	Symbol	min	min					LP	DDR2					Unit
		max	t _{CK}	1066	933	800	667	533	466 ^{*5}	400	333	266 ^{*5}	200 ^{*5}	
Max. Frequency ^{*4}		~		533	466	400	333	266	233	200	166	133	100	MHz
			•			Clock	Timing			•	•		•	
Average clock	t _{CH} (abs),	min						().43					
HIGH pulse width (with allowed jitter)	allowed	max						().57					t _{CK} (avg)

Test References

See Table 103 in the JESD209-2B.

Pass Condition

The absolute tCH measurement value should be within the conformance limits as specified in the JEDEC specification.

Measurement Algorithm

- 1 Find the average period, tCK(avg) for cycle 1-202.
- 2 Find the maximum high pulse width, $PW_{MAX}(s)$ for cycle 1-202.
- **3** Find the minimum high pulse width, $PW_{MIN}(s)$ for cycle 1-202.
- 4 Calculate $PW_{MAX}(tCK) = PW_{MAX}(s)/tCK(avg)$.
- **5** Calculate $PW_{MIN}(tCK) = PW_{MIN}(s)/tCK(avg)$.
- $\boldsymbol{6}$ Check $\text{PW}_{\text{MAX}}(\text{tCK})$ and $\text{PW}_{\text{MIN}}(\text{tCK})$ for the worst case values.
- 7 Compare the test result to the compliance test limit.

Average Low Pulse Width - tCL(avg) - Test Method of Implementation

The purpose of this test is to measure the average duty cycle of all the negative pulse widths within a window of 200 consecutive cycles.

Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: **READ** or **WRITE**

Signal(s) of Interest:

• Clock Signal

Signals required to perform the test on the oscilloscope:

Test Definition Notes from the Specification

 Table 16
 Timing Parameters by Speed Grade (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-667		DDR2	-800	Units	Notes
		Min	Max	Min	Max		
Average clock LOW pulse width	tCL(avg)	0.48	0.52	0.48	0.52	tCK(avg)	35,36

Table 17 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-	1066	Units	Notes
		Min	Max		
Average clock LOW pulse width	tCL(avg)	0.48	0.52	tCK(avg)	30,31

Table 18 Table 103 - LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LPD	DR2					Unit
		max	t _{CK}	1066	933	800	667	533	466 ^{*5}	400	333	266 ^{*5}	200 ^{*5}	
Max. Frequency ^{*4}		~		533	466	400	333	266	233	200	166	133	100	MHz
						Clock [·]	Timing							
Average low	t _{CL} (avg)	min						0.	.45					
pulse width		max						0.	.55					t _{CK} (avg)

Test References

See Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*, Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*, and Table 103 in the *JESD209-2B*.

Pass Condition

The tCL measurement value should be within the conformance limits as specified in the JEDEC specification.

Measurement Algorithm

- 1 Measure the sliding "window" of 200 cycles.
- 2 Measure the width of the low pulses 1-200 and determine the average value for this window. By now, one measurement result is generated.
- **3** Measure the width of the low pulses 2-201 and determine the average value for this window. By now, one measurement result is generated, with the total of two measurement results.
- **4** Measure the width of the low pulses 3-202 and determine the average value for this window. By now, one measurement result is generated, with the total of three measurement results.
- 5 Check the total results (three values) for the smallest and largest values (worst case values).
- 6 Compare results against the compliance test limits.

Absolute Low Pulse Width - tCL(abs) - Test Method of Implementation

The purpose of this test is to measure the absolute duty cycle of all the negative pulse widths within a window of 202 consecutive cycles.

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: READ or WRITE

Signal(s) of Interest:

• Clock Signal

Signals required to perform the test on the oscilloscope:

• Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

Table 19 Table	103 - L	LPDDR2 A	AC Timing	Table
----------------	---------	----------	-----------	-------

Parameter	Symbol	min	min					LP	DDR2					Unit
		max	t _{CK}	1066	933	800	667	533	466 ^{*5}	400	333	266 ^{*5}	200 ^{*5}	
Max. Frequency ^{*4}		~		533	466	400	333	266	233	200	166	133	100	MHz
	- -					Clock	Timing							
Absolute clock	t _{CL} (abs),	min						().43					
LOW pulse width (with allowed jitter)	allowed	max						().57					t _{CK} (avg)

Test References

See Table 103 in the JESD209-2B.

Pass Condition

The absolute tCL measurement value should be within the conformance limits as specified in the JEDEC specification.

Measurement Algorithm

- 1 Find the average period, tCK(avg) for cycle 1-202.
- 2 Find the maximum low pulse width, $PW_{MAX}(s)$ for cycle 1-202.
- **3** Find the minimum low pulse width, $PW_{MIN}(s)$ for cycle 1-202.
- 4 Calculate $PW_{MAX}(tCK) = PW_{MAX}(s)/tCK(avg)$.
- **5** Calculate $PW_{MIN}(tCK) = PW_{MIN}(s)/tCK(avg)$.
- $\pmb{6}$ Check $\text{PW}_{\text{MAX}}(\text{tCK})$ and $\text{PW}_{\text{MIN}}(\text{tCK})$ for the worst case values.
- 7 Compare the test result to the compliance test limit.

Half Period Jitter - tJIT(duty) - Test Method of Implementation

The Half Period Jitter tJIT(duty) can be divided into tJIT(CH) Jitter Average HIGH and tJIT(LH) Jitter Average Low. The tJIT(CH) Jitter Average HIGH Measurement measures between a positive pulse width of a cycle in the waveform, and the average positive pulse width of all cycles in a 200 consecutive cycle window. tJIT(LH) Jitter Average Low Measurement measures between a negative pulse width of a cycle in the waveform and the average negative pulse width of all cycles in a 200 consecutive cycle window.

Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: **READ** or **WRITE**

Signal(s) of Interest:

Clock Signal

Signals required to perform the test on the oscilloscope:

Test Definition Notes from the Specification

Table 20Specific Note 35

Parameter	Symbol	DDR2-	·667	DDR2	-800	Units	Notes
		Min	Max	Min	Max		
Duty cycle jitter	tJIT(duty)	-125	125	-100	100	ps	35

Table 21Specific Note 30

Parameter	Symbol	DDR2-	1066	Units	Notes	
		Min	Max			
Duty cycle jitter	tJIT(duty)	-75	75	ps	30	

Table 22 Table 103 - LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2									Unit	
				1066	933	800	667	533	466 ^{*5}	400	333	266 ^{*5}	200 ^{*5}	
Max. Frequency ^{*4}		~		533	466	400	333	266	233	200	166	133	100	MHz
	•				CI	ock Tin	ning			•			•	•
Duty cycle jitter (with allowed	t _{JIT} (duty), allowed	min		min((t _{CH} (abs),min - t _{CH} (avg),min), (t _{CL} (abs),min - t _{CL} (avg),min)) * t _{CK} (avg)								ps		
jitter)		max		max((t _{CH} (abs),max - t _{CH} (avg),max), (t _{CL} (abs),max - t _{CL} (avg),max)) * t _{CK} (avg)							x)) *			

Test References

See Specific Note 35 in the *JEDEC Standard JESD79-2E*, Specific Note 30 in the *JESD208*, and Table 103 in the *JESD209-2B*.

Pass Condition

The tJIT(duty) measurement value should be within the conformance limits as specified in the JEDEC specification.

Measurement Algorithm

tJIT(CH)

- 1 This measurement measures the difference between every high pulse width inside a 200 cycle window with the average of the whole window.
- 2 Calculate the average for high pulse widths 1 to 200.
- **3** Measure the difference between high pulse width #1 with the average and save the answer as a measurement result.
- **4** Measure the difference between high pulse width #2 with the average and save the answer as a measurement result.
- **5** Continue the same procedures until the comparison for high pulse width #200 with the average is completed. By now, 200 measurement results are generated.
- 6 Slide the window by one and measure the average of 2-201.
- 7 Compare high pulse width #2 with the new average. Continue the comparison for high pulse width #3, #4, ... #200, #201. By now, 200 more measurement results are added, with the total of 400 values.
- 8 Slide the window by one and measure the average of 3-202.
- **9** Compare high pulse width #3 with the new average. Continue the comparison for high pulse width #4, #5, ... #201, #202. By now, 200 more measurement results are added, with the total of 600 values.
- **10** Check these 600 results for the smallest and largest values (worst cases values).
- 11 Compare the test results against the compliance test limits.

tJIT(LH)

1 This measurement is similar to tJIT(CH) above except, instead of using high pulse widths, it uses LOW pulse widths for testing comparison.

3 Measurement Clock Tests

Average Clock Period - tCK(avg) - Test Method of Implementation

This test is applicable to the Rising Edge Measurement as well as the Falling Edge Measurement. tCK(avg) is average clock period within 200 consecutive cycle window. The tCK(avg) Rising Edge Measurement measures the period from the rising edge of a cycle to the next rising edge within the waveform window. The tCK(avg) Falling Edge Measurements measures from the falling edge to the falling edge.

Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: READ or WRITE

Signal(s) of Interest:

• Clock Signal

Signals required to perform the test on the oscilloscope:

Test Definition Notes from the Specification

Table 23 Timing Parameters by Speed Grade (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-	·667	DDR2-800			Specific	
		Min	Max	Min	Max		Notes	
Average clock period	tCK(avg)	3000	8000	2500	8000	ps	35,36	

Table 24 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-	1066		Specific
		Min	Max		Notes
Average clock period	tCK(avg)	1875	7500	ps	30,31

Table 25 Table 103 - LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LPD	DR2					Unit
		max	t _{CK}	1066	933	800	667	533	466 ^{*5}	400	333	266 ^{*5}	200 ^{*5}	
Max. Frequency ^{*4}		~		533	466	400	333	266	233	200	166	133	100	MHz
						Clock T	iming							
Average Clock	t _{CK} (avg)	min		1.875	2.15	2.5	3	3.75	4.3	5	6	7.5	10	
Period max 100						•	•		ns					

Test References

See Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*, Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*, and Table 103 in the *JESD209-2B*.

Pass Condition

The tCK(avg) measurement value should be within the conformance limits as specified in the JEDEC specification.

Measurement Algorithm

Example input test signal: Frequency: 1 KHz, Number of cycles acquired: 202.

- 1 This measurement measures a sliding "window" of 200 cycles.
- **2** Calculate the average period value for periods 1-200. By now, one measurement result is generated.
- **3** Calculate the average period value for periods 2-201. By now, one measurement result is generated, with the total of two measurement results.
- **4** Calculate the average period value for periods 3-202. By now, one measurement result is generated, with the total of three measurement results.
- **5** Check the results for the smallest and largest values (worst case values).
- 6 Compare the test results against the compliance test limits.

Absolute Clock Period - tCK(abs) - Test Method of Implementation

This test is applicable to the Rising Edge Measurement as well as the Falling Edge Measurement. tCK(abs) is absolute clock period within 202 consecutive cycle window. The tCK(abs) Rising Edge Measurement measures the period from the rising edge of a cycle to the next rising edge within the waveform window. The tCK(abs) Falling Edge Measurements measures from the falling edge to the falling edge.

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: **READ** or **WRITE**

Signal(s) of Interest:

• Clock Signal

Signals required to perform the test on the oscilloscope:

• Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

 Table 26
 Table 103 - LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LPD	DR2					Unit
		max	t _{CK}	1066	933	800	667	533	466 ^{*5}	400	333	266 ^{*5}	200 ^{*5}	
Max. Frequency ^{*4}		~		533	466	400	333	266	233	200	166	133	100	MHz
					Clo	ock Tin	ning							
Absolute Clock Period	t _{CK} (abs)	min			t _{CK} (avg),min + t _{JIT} (per),min						ps			

Test References

See Table 103 in the JESD209-2B.


Pass Condition

The tCK(abs) measurement value should be within the conformance limits as specified in the JEDEC specification.

Measurement Algorithm

Example input test signal: Frequency: 1 KHz, Number of cycles acquired: 202.

- **1** Find the maximum period value for period 1-202.
- 2 Find the minimum period value for period 1-202.
- **3** Check these two results for the worst case values.
- 4 Compare the test result against the compliance test limit.



4

N5413B DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation

Single-Ended Signals Input/Output Parameters Tests

Probing for Single-Ended Signals Input/Output Parameters Tests 78 VIH(AC) Test Method of Implementation 81 VIH(DC) Test Method of Implementation 84 VIL(AC) Test Method of Implementation 87 VIL(DC) Test Method of Implementation 90 SlewR Test Method of Implementation 93 SlewF Test Method of Implementation 96 SRQseR(40ohm) Test Method of Implementation 99 SRQseF(40ohm) Test Method of Implementation 101 SROseR(60ohm) Test Method of Implementation 103 SRQseF(60ohm) Test Method of Implementation 105 VOH(AC) Test Method of Implementation 107 VOH(DC) Test Method of Implementation 109 VOL(AC) Test Method of Implementation 111 VOL(DC) Test Method of Implementation 113

This section provides the Methods of Implementation (MOIs) for Single-Ended Signals Input/Output tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

Probing for Single-Ended Signals Input/Output Parameters Tests

When performing the Single-Ended Signals Input/Output Parameters tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for the Single-Ended Signals Input/Output Parameters tests may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.




Figure 4 Probing for Single-Ended Signals Input/Output Parameters Tests with Two Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 4 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 451.

Test Procedure

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 39.
- 2 Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is attached. This software will perform a test on all unused RAM on the system by producing a repetitive burst of read-write data signals to the DDR2 memory.
- **3** Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For the Single-Ended Signals Input Parameters Tests, you can select any DDR2 speed grade within the selection. For Single-Ended Signals Output Parameter Tests, you can select any LPDDR2 speed grade by checking the Low Power box to display the LPDDR2 speed grades.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 5 Selecting Single-Ended Signals Input Parameters Tests

9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

V_{IH(AC)} Test Method of Implementation

 V_{IH} Input Logic HIGH test can be divided into two sub tests: $V_{IH(AC)}$ test and $V_{IH(DC)}$ test.

V_{IH(AC)} - Maximum AC Input Logic HIGH.

For PUT is DQ or DM: The purpose of this test is to verify that voltage level of test signal at tDS (DM and DQ input setup time in JEDEC specification) before DQS midpoint is greater than the conformance lower limits of the $V_{\rm IH(AC)}$ value specified in the JEDEC specification.

For PUT other than DQ or DM: The purpose of this test is to verify that the mode of histogram of the high level voltage value of the test signal within a valid sampling window is greater than the conformance lower limits of the $V_{\rm IH(AC)}$ value specified in the JEDEC specification.

The value of V_{REF} which directly affects the conformance lower limit is set to 0.9V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of V_{REF}

The value of V_{PEAK} which directly affects the conformance upper limit is set to 0.5V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of V_{PEAK} .

The value of V_{DDQ} which directly affects the conformance upper limit is set to 1.8V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of V_{DDQ} .

Signals of Interest

Mode Supported: DDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal) OR
- Address Signal OR
- Control Signal OR
- Data Mask Control Signal OR
- Clock Signal

Signals required to perform the test on the oscilloscope:

• Pin Under Test, PUT - any signal of interest, as defined above

• Supporting Pin - only required when PUT is DQ, DM, or DQS

Test Definition Notes from the Specification

 Table 27
 Input AC Logic Level

Symbol	Parameter	DDR2-400,	DDR2-533	DDR2-667,	, DDR2-800	Units	Notes
		Min	Max	Min	Max		
V _{IH(AC)}	AC input logic HIGH	V _{REF} + 0.250	V _{DDQ} + V _{PEAK}	V _{REF} + 0.200	V _{DDQ} + V _{PEAK}	V	1

Table 28 Input AC Logic Level (DDR2-1066)

Symbol	Parameter	DDR2-	1066	Units	Notes
		Min	Max		
V _{IH(AC)}	AC input logic HIGH	V _{REF} + 0.200	-	V	-

Test References

See Table 20 - Input AC Logic Level in the *JEDEC Standard JESD79-2E* and Table 20 - Input AC Logic Level in the *JESD208*.

PASS Condition

For PUT is DQ or DM: The voltage level at tDS (DM and DQ input setup time in JEDEC specification) before DQS midpoint for the high level voltage shall be greater than or equal to the minimum $V_{IH(AC)}$ value.

For PUT other than DQ or DM: The mode value of the high level voltage should be greater than or equal to the minimum $V_{\rm IH(AC)}$ value.

Measurement Algorithm

For PUT is DQ or DM:

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross $V_{IH(AC)}$ in the burst.
- **4** For all DQ crossings found, locate all the following DQS crossings that cross 0V.
- 5 Calculate the time where the test result is taken. Calculation is expressed as: $T_{TESTRESULT} = T_{DQS \ MIDPOINT} tDS$. (tDS DM and DQ input setup time in JEDEC specification which is due to speed grade.)

- 6 Take voltage level of DQ signal at $T_{\rm TESTRESULT}$ as the test result for $V_{\rm IH(AC)}.$
- 7 Collect all V_{IH(AC)}.
- 8 Determine the worst result from the set of $V_{IH(AC)}$ measured.

For PUT other than DQ or DM:

- 1 Obtain sample or acquire signal data.
- 2 Find all valid positive pulses. A valid positive pulse starts at V_{REF} crossing at a valid rising edge and ends at V_{REF} crossing at the following valid falling edge.
- $\label{eq:2.1} \textbf{3} \hspace{0.1 cm} \text{Zoom in on the first valid positive pulse and perform VTOP} \\ \text{measurement. Take the VTOP measurement results as } V_{IH(AC)} \hspace{0.1 cm} \text{value.}$
- **4** Continue the previous step with another nine valid positive pulses that were found in the burst.
- 5 Determine the worst result from the set of $V_{IH(AC)}$ measured.

V_{IH(DC)} Test Method of Implementation

V_{IH(DC)} - Minimum DC Input Logic HIGH.

For PUT is DQ or DM: The purpose of this test is to verify that the min of histogram of the high level voltage value of the test signal within a valid sampling window is within the conformance limits of the $V_{IH(DC)}$ value specified in the JEDEC specification.

For PUT other than DQ or DM: The purpose of this test is to verify that the mode of histogram of the high level voltage value of the test signal within a valid sampling window is within the conformance limits of the $V_{\rm IH(DC)}$ value specified in the JEDEC specification.

The value of V_{REF} which directly affects the conformance lower limit is set to 0.9V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of V_{REF}

The value of V_{DDQ} which directly affects the conformance upper limit is set to 1.8V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of V_{DDQ} .

Signals of Interest

Mode Supported: DDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal) OR
- Address Signal OR
- Control Signal OR
- Data Mask Control Signal OR
- Clock Signal

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin only required when PUT is DQ, DM, or DQS

Test Definition Notes from the Specification

 Table 29
 Input DC Logic Level

Symb	ol	Parameter	Min	Max	Units	Notes
V _{IH(DC}	C)	DC input logic HIGH		V _{DDQ} + 0.3	V	-

Table 30 Input DC Logic Level (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
V _{IH(DC)}	DC input logic HIGH	V _{REF} + 0.125	V _{DDQ} + 0.3	V	-

Test References

See Table 19 - Input DC Logic Level, in the *JEDEC Standard JESD79-2E* and Table 19 - Input DC Logic Level in the *JESD208*.

PASS Condition

For PUT is DQ or DM: The minimum value of test signal from tDS before DQS midpoint to tDH after DQS midpoint for the high level voltage shall be greater than or equal to the minimum $V_{IH(DC)}$ value.

For PUT other than DQ or DM: The mode value for the high level voltage shall be greater than or equal to the minimum $V_{IH(DC)}$ value.

Measurement Algorithm

For PUT is DQ or DM:

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross $V_{IH(AC)}$ in the burst.
- 4 For all DQ crossings found, locate all the following DQS crossings that cross midpoint. (0V is for differential DQS and $V_{\rm REF}$ is for single ended DQS.)
- **5** Set up histogram function settings.
 - Ax: X-time position where tDS (DM and DQ input setup time in JEDEC specification) before DQS crossing midpoint.
 - Bx: X-time position where tDH (DM and DQ input hold time in JEDEC specification) after DQS crossing midpoint.
 - Ay: Top of the displaying window just to make sure it covers the maximum level of the respective signal.
 - By: Y-position at the V_{REF} voltage level.

- 6 Take the 'Min' value of the histogram as the test result for $V_{IH(DC)}$.
- 7 Collect all V_{IH(DC)}.
- ${\bf 8}~$ Determine the worst result from the set of $V_{\rm IH(DC)}$ measured.

For PUT other than DQ or DM:

- 1 Obtain sample or acquire signal data.
- 2 Find all valid positive pulses. A valid positive pulse starts at V_{REF} crossing at a valid rising edge and ends at V_{REF} crossing at the following valid falling edge.
- 3 Zoom in on the first valid positive pulse and perform VTOP measurement. Take the VTOP measurement results as $V_{\rm IH(\rm DC)}$ value.
- **4** Continue the previous step with another nine valid positive pulses that were found in the burst.
- 5 Determine the worst result from the set of $V_{IH(DC)}$ measured.

V_{IL(AC)} Test Method of Implementation

 $V_{\rm IL}$ AC Input Logic Low test can be divided into two sub tests: $V_{\rm IL(AC)}$ test and $V_{\rm IL(DC)}$ test.

V_{IL(AC)} - Minimum AC Input Logic Low.

For PUT is DQ or DM: The purpose of this test is to verify that voltage level of test signal at tDS (DM and DQ input setup time in JEDEC specification) before DQS midpoint is lower than the conformance maximum limits of the $V_{IL(AC)}$ value specified in the JEDEC specification.

For PUT other than DQ or DM: The purpose of this test is to verify that the mode of the low level voltage value of the histogram for the test signal is lower than the conformance maximum limits of the $V_{IL(AC)}$ value specified in the JEDEC specification.

The value of V_{REF} which directly affects the conformance lower limit is set to 0.9V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of V_{REF}

The value of V_{PEAK} which directly affects the conformance upper limit is set to 0.5V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of V_{PEAK} .

The value of V_{DDQ} which directly affects the conformance upper limit is set to 1.8V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of V_{DDQ} .

The value of $V_{\rm SSQ}$ which directly affect the conformance upper limit is set to 0V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customize test limit set based on different values of $V_{\rm SSQ}$.

Signals of Interest

Mode Supported: DDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal) OR
- Address Signal OR
- Control Signal OR

- Data Mask Control Signal OR
- Clock Signal

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin only required when PUT is DQ, DM, or DQS

Test Definition Notes from the Specification

Table 31 Input AC Logic Level

Symbol	Parameter	DDR2-400,	DDR2-533	DDR2-667,	DDR2-800	Units	Notes
		Min	Max	Min	Max		
V _{IL(AC)}	AC input logic LOW	V _{SSQ} - V _{PEAK}	V _{REF} - 0.250	V _{SSQ} - V _{PEAK}	V _{REF} - 0.200	V	1

Table 32 Input AC Logic Level (DDR2-1066)

Symbol	Parameter	DDR2-	1066	Units	Notes
		Min	Max		
V _{IL(AC)}	AC input logic LOW	-	V _{REF} - 0.200	V	-

Test References

See Table 20 - Input AC Logic Level, in the *JEDEC Standard JESD79-2E* and Table 20 - Input AC Logic Level in the *JESD208*.

PASS Condition

For PUT is DQ or DM: The voltage level at tDS (DM and DQ input setup time in JEDEC specification) before DQS midpoint for the low level voltage shall be less than or equal to the maximum $V_{IL(AC)}$ value.

For PUT other than DQ or DM: The mode value for the histogram of the low level voltage should be less than or equal to the maximum $V_{\rm IL(AC)}$ value.

Measurement Algorithm

For PUT is DQ or DM:

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross $V_{IL(AC)}$ in the burst.

- 4 For all DQ crossings found, locate all the following DQS crossings that cross midpoint. (0V for differential DQS and V_{REF} for single ended DQS.)
- 5 Calculate the time where the test result is taken. Calculation is expressed as: $T_{TESTRESULT} = T_{DQS \ MIDPOINT} tDS$. (tDS DM and DQ input setup time in JEDEC specification which is due to speed grade.)
- 6 Take voltage level of DQ signal at $T_{\rm TESTRESULT}$ as the test result for $V_{\rm IL(AC)}.$
- 7 Collect all V_{IL(AC)}.
- 8 Determine the worst result from the set of $V_{IL(AC)}$ measured.

For PUT other than DQ or DM:

- 1 Obtain sample or acquire signal data.
- 2 Find all valid negative pulses. A valid negative pulse starts at V_{REF} crossing at a valid falling edge and ends at V_{REF} crossing at the following valid rising edge.
- **3** Zoom in on the first valid negative pulse and perform VBASE measurement. Take the VBASE measurement results as $V_{IL(AC)}$ value.
- **4** Continue the previous step with another nine valid negative pulses that were found in the burst.
- 5 Determine the worst result from the set of $V_{IL(AC)}$ measured.

V_{IL(DC)} Test Method of Implementation

V_{IL(DC)} - Maximum DC Input Logic Low.

For PUT is DQ or DM: The purpose of this test is to verify that the max of histogram of the low level voltage value of the test signal within a valid sampling window is within the conformance limits of the $V_{IL(DC)}$ value specified in the JEDEC specification.

For PUT other than DQ or DM: The purpose of this test is to verify that the mode of the histogram of the low level voltage value of the test signal within a valid sampling window is within the conformance maximum limits of the $V_{IL(DC)}$ value specified in the JEDEC specification.

The value of V_{REF} which directly affects the conformance lower limit is set to 0.9V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of V_{REF} .

Signals of Interest

Mode Supported: DDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal) OR
- Address Signal OR
- Control Signal OR
- Data Mask Control Signal OR
- Clock Signal

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin only required when PUT is DQ, DM, or DQS

Test Definition Notes from the Specification

 Table 33
 Input DC Logic Level

Symbol	Parameter	Min	Max	Units	Notes
V _{IL(DC)}	DC input logic LOW	-0.3	V _{REF} - 0.125	V	-

 Table 34
 Input DC Logic Level (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
V _{IL(DC)}	DC input logic LOW	-0.3	V _{REF} - 0.125	V	-

Test References

See Table 19 - Input DC Logic Level, in the *JEDEC Standard JESD79-2E* and Table 19 - Input DC Logic Level in the *JESD208*.

PASS Condition

For PUT is DQ or DM: The maximum value of test signal from tDS before DQS midpoint to tDH after DQS midpoint for the low level voltage shall be less than or equal to the maximum $V_{IL(DC)}$ value.

For PUT other than DQ or DM: The mode value for the histogram of the low level voltage should be less than or equal to the maximum $V_{\rm IL(\rm DC)}$ value.

Measurement Algorithm

For PUT is DQ or DM:

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid falling DQ crossings that cross $V_{IL(AC)}$ in the burst.
- 4 For all DQ crossings found, locate all the following DQS crossings that cross midpoint. (0V is for differential DQS and $V_{\rm REF}$ is for single ended DQS.)
- **5** Set up histogram function settings.
 - Ax: X-time position where tDS (DM and DQ input setup time in JEDEC specification) before DQS crossing midpoint.
 - Bx: X-time position where tDH (DM and DQ input hold time in JEDEC specification) after DQS crossing midpoint.
 - Ay: Top of the displaying window just to make sure it covers the maximum level of the respective signal.

• By: Y-position at V_{REF} voltage level.

- 6 Take the 'Max' value of the histogram as the test result for $V_{IL(DC)}$.
- 7 Collect all $V_{IL(DC)}$.
- ${\bf 8}$ Determine the worst result from the set of $V_{IL(DC)}$ measured.

For PUT other than DQ or DM:

- 1 Obtain sample or acquire signal data.
- 2 Find all valid negative pulses. A valid negative pulse starts at V_{REF} crossing at a valid falling edge and ends at V_{REF} crossing at the following valid rising edge.
- 3 Zoom in on the first valid negative pulse and perform VBASE measurement. Take the VBASE measurement results as $V_{IL(AC)}$ value.
- **4** Continue the previous step with another nine valid negative pulses that were found in the burst.
- 5 Determine the worst result from the set of $V_{IL(DC)}$ measured.

Slew_R Test Method of Implementation

Slew_R - Input Signal Minimum Slew Rate (Rising).

The purpose of this test is to verify that the rising slew rate value of the test signal is greater than or equal to the conformance limit of the input SLEW value specified in the JEDEC specification.

Signals of Interest

Mode Supported: DDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal) OR
- Address Signal OR
- Control Signal OR
- Data Mask Control Signal
- Clock Signal


Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin only required when PUT is DQ or DQS

Test Definition Notes from the Specification

Table 35AC Input Test Conditions


Symbol	Condition	Value	Units	Notes
SLEW	Input signal minimum slew rate	1.0	V/ns	2, 3



4 Single-Ended Signals Input/Output Parameters Tests

Symbol	Condition	Value	Units	Notes
SLEW	Input signal minimum slew rate	1.0		2, 3

Table 36 AC Input Test Conditions (DDR2-1066)



Test References

See Table 21 - AC Input Test Conditions in the *JEDEC Standard JESD79-2E* and Table 21 - AC Input Test Conditions in the *JESD208*.

PASS Condition

The calculated Rising Slew value of the test signal should be greater than or equal to the SLEW value.

Measurement Algorithm

For PUT is DQ or DM or DQS:

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid DQ/DM/DQS rising edges in the burst. A valid rising edge starts at $V_{IL(AC)}$ crossing and ends at the following $V_{IH(AC)}$ crossing.
- 4 For all valid rising edges, find the transition time, delta TR, which is the time starting at V_{REF} crossing and ending at the following $V_{IH(AC)}$ crossing.
- **5** Calculate the Rising Slew:

 $RisingSlew = \frac{V_{IH(AC)}min - V_{REF}}{\Delta TR}$

 $\boldsymbol{6}$ Determine the worst result from the set of Slew_R measured.

For other PUT:

- **1** Acquire the signal.
- $\label{eq:linear} \begin{tabular}{ll} $\mathbf{2}$ Find all valid rising edges in the whole acquisition. A valid rising edge starts at $V_{IL(AC)}$ crossing and ends at the following $V_{IH(AC)}$ crossing. } \end{tabular}$
- 3 For all valid rising edges, find the transition time, delta TR, which is the time starting at $V_{\rm REF}$ crossing and ending at the following $V_{\rm IH(AC)}$ crossing.
- 4 Calculate the Rising Slew:

 $RisingSlew = \frac{V_{IH(AC)}min - V_{REF}}{\Delta TR}$

 $\mathbf{5}$ Determine the worst result from the set of Slew_R measured.

Slew_F Test Method of Implementation

Slew_F - Input Signal Minimum Slew Rate (Falling).

The purpose of this test is to verify that the falling slew rate value of the test signal is greater than or equal to the conformance limit of the input SLEW value specified in the JEDEC specification.

Signals of Interest

Mode Supported: DDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal) OR
- Address Signal OR
- Control Signal OR
- Data Mask Control Signal OR
- Clock Signal


Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin only required when PUT is DQ or DQS


Test Definition Notes from the Specification


Table 37AC Input Test Conditions

Symbol	Condition	Value	Units	Notes
SLEW	Input signal minimum slew rate	1.0	V/ns	2, 3



Symbol	Condition	Value	Units	Notes
SLEW	Input signal minimum slew rate	1.0		2, 3





Test References

See Table 21 - AC Input Test Conditions, in the *JEDEC Standard JESD79- 2E* and Table 21 - AC Input Test Conditions in the *JESD208*.

PASS Condition

The calculated Falling Slew value for the test signal should be greater than or equal to the SLEW value.

Measurement Algorithm

For PUT is DQ or DM or DQS:

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3~ Find all valid DQ/DM/DQS falling edges in the burst. A valid falling edge starts at $V_{IH(AC)}$ crossing and ends at the following $V_{IL(AC)}$ crossing.
- 4 For all valid falling edges, find the transition time, delta TR, which is the time starting at $V_{\rm REF}$ crossing and ending at the following $V_{\rm IL(AC)}$ crossing.
- **5** Calculate the Falling Slew:

 $FallingSlew = \frac{V_{REF} - V_{IL(AC)}max}{\Delta TF}$

 $\boldsymbol{6}$ Determine the worst result from the set of Slew_F measured.

For other PUT:

- **1** Acquire the signal.
- 3 For all valid falling edges, find the transition time, delta TR, which is the time starting at V_{REF} crossing and ending at the following $V_{IL(AC)}$ crossing.
- 4 Calculate the Falling Slew:

 $FallingSlew = \frac{V_{REF} - V_{IL(AC)}max}{\Delta TF}$

 $\mathbf{5}$ Determine the worst result from the set of Slew_F measured.

SRQseR(40ohm) Test Method of Implementation

AC Output Parameter Tests can be divided into 8 subtests: SRQseR(40ohm) test, SRQseF(40ohm) test, SRQseF(60ohm) test, SRQseF(60ohm) test, $V_{OH(AC)}$ test, $V_{OH(DC)}$ test, $V_{OL(AC)}$ test, and $V_{OL(DC)}$ test.

SRQseR(40ohm) - Single-ended Output Rising Slew Rate (40ohms).

The purpose of this test is to verify that the single-ended rising slew rate value of the test signal must be within the conformance limit of the SRQse value as specified in the JEDEC specification.

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin

Test Definition Notes from the Specification

 Table 39
 LPDDR2 Output Slew Rate (single-ended)

Parameter	Symbol	LPDDR2-1066 to LPDDR2-200		Units
		Min	Max	
Single-ended Output Slew Rate (RON = 40ohms +/- 30%)	SRQse	1.5	3.5	V/ns

Test References

See Table 85 - Output Slew Rate (single-ended) in the JESD209-2B.

PASS Condition

The worst measured SRQseR shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid signal rising edges in this burst. A valid signal rising edge starts at the $V_{OL(AC)}$ crossing and ends at the following $V_{OH(AC)}$ crossing.
- 4 For all valid signal rising edges, find the transition time, T_R , which is the time that starts at the $V_{OL(AC)}$ crossing and ends at the following $V_{OH(AC)}$ crossing. Then calculate SRQseR = $[V_{OH(AC)} V_{OL(AC)}]/T_R$.
- 5 Determine the worst result from the set of SRQseR measured.

SRQseF(40ohm) Test Method of Implementation

AC Output Parameter Tests can be divided into 8 subtests: SRQseR(40ohm) test, SRQseF(40ohm) test, SRQseF(60ohm) test, SRQseF(60ohm) test, $V_{OH(AC)}$ test, $V_{OH(DC)}$ test, $V_{OL(AC)}$ test, and $V_{OL(DC)}$ test.

SRQseF(40ohm) - Single-ended Output Falling Slew Rate (40ohms).

The purpose of this test is to verify that the single-ended falling slew rate value of the test signal must be within the conformance limit of the SRQse value as specified in the JEDEC specification.

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin

Test Definition Notes from the Specification

 Table 40
 LPDDR2 Output Slew Rate (single-ended)

Parameter	Symbol	LPDDR2-1066 to LPDDR2-200		Units
		Min	Max	
Single-ended Output Slew Rate (RON = 40ohms +/- 30%)	SRQse	1.5	3.5	V/ns

Test References

See Table 85 - Output Slew Rate (single-ended) in the JESD209-2B.

PASS Condition

The worst measured SRQseF shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid signal falling edges in this burst. A valid signal falling edge starts at the $V_{OH(AC)}$ crossing and ends at the following $V_{OL(AC)}$ crossing.
- 4 For all valid signal falling edges, find the transition time, T_R , which is the time that starts at the $V_{OH(AC)}$ crossing and ends at the following $V_{OL(AC)}$ crossing. Then calculate SRQseF = $[V_{OH(AC)} V_{OL(AC)}]/T_R$.
- 5 Determine the worst result from the set of SRQseF measured.

SRQseR(60ohm) Test Method of Implementation

AC Output Parameter Tests can be divided into 8 subtests: SRQseR(40ohm) test, SRQseF(40ohm) test, SRQseF(60ohm) test, SRQseF(60ohm) test, $V_{OH(AC)}$ test, $V_{OH(DC)}$ test, $V_{OL(AC)}$ test, and $V_{OL(DC)}$ test.

SRQseR(60ohm) - Single-ended Output Rising Slew Rate (60ohms).

The purpose of this test is to verify that the single-ended rising slew rate value of the test signal must be within the conformance limit of the SRQse value as specified in the JEDEC specification.

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin

Test Definition Notes from the Specification

 Table 41
 LPDDR2 Output Slew Rate (single-ended)

Parameter	Symbol	LPDDR2-1066 to LPDDR2-200		Units
		Min	Max	
Single-ended Output Slew Rate (RON = 60ohms +/- 30%)	SRQse	1.0	2.5	V/ns

Test References

See Table 85 - Output Slew Rate (single-ended) in the JESD209-2B.

PASS Condition

The worst measured SRQseR shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid signal rising edges in this burst. A valid signal rising edge starts at the $V_{OL(AC)}$ crossing and ends at the following $V_{OH(AC)}$ crossing.
- 4 For all valid signal rising edges, find the transition time, T_R , which is the time that starts at the $V_{OL(AC)}$ crossing and ends at the following $V_{OH(AC)}$ crossing. Then calculate SRQseR = $[V_{OH(AC)} V_{OL(AC)}]/T_R$.
- 5 Determine the worst result from the set of SRQseR measured.

SRQseF(60ohm) Test Method of Implementation

AC Output Parameter Tests can be divided into 8 subtests: SRQseR(40ohm) test, SRQseF(40ohm) test, SRQseF(60ohm) test, SRQseF(60ohm) test, $V_{OH(AC)}$ test, $V_{OH(DC)}$ test, $V_{OL(AC)}$ test, and $V_{OL(DC)}$ test.

SRQseF(60ohm) - Single-ended Output Falling Slew Rate (60ohms).

The purpose of this test is to verify that the single-ended falling slew rate value of the test signal must be within the conformance limit of the SRQse value as specified in the JEDEC specification.

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin

Test Definition Notes from the Specification

 Table 42
 LPDDR2 Output Slew Rate (single-ended)

Parameter	Symbol	LPDDR2-1066 to LPDDR2-200		Units
		Min	Max	
Single-ended Output Slew Rate (RON = 60ohms +/- 30%)	SRQse	1.0	2.5	V/ns

Test References

See Table 85 - Output Slew Rate (single-ended) in the JESD209-2B.

PASS Condition

The worst measured SRQseF shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid signal falling edges in this burst. A valid signal falling edge starts at the $V_{OH(AC)}$ crossing and ends at the following $V_{OL(AC)}$ crossing.
- 4 For all valid signal falling edges, find the transition time, T_R , which is the time that starts at the $V_{OH(AC)}$ crossing and ends at the following $V_{OL(AC)}$ crossing. Then calculate SRQseF = $[V_{OH(AC)} V_{OL(AC)}]/T_R$.
- 5 Determine the worst result from the set of SRQseF measured.

V_{OH(AC)} Test Method of Implementation

AC Output Parameter Tests can be divided into 8 subtests: SRQseR(40ohm) test, SRQseF(40ohm) test, SRQseF(60ohm) test, SRQseF(60ohm) test, $V_{OH(AC)}$ test, $V_{OH(DC)}$ test, $V_{OL(AC)}$ test, and $V_{OL(DC)}$ test.

V_{OH(AC)} - Single-ended AC Output Logic High Voltage.

The purpose of this test is to verify that the high level voltage value of the test signal within a valid sampling window must be within the conformance limit of the $V_{OH(AC)}$ value as specified in the JEDEC specification.

The value of V_{REF} (which directly affects the conformance limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{REF} .

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin

Test Definition Notes from the Specification

Table 43LPDDR2 Single-ended AC and DC Output Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-200	Units	Notes
V _{OH(AC)}	AC output high measurement level (for output slew rate)	V _{REFDQ} + 0.12	V	

Test References

See Table 82 - Single-ended AC and DC Output Levels in the JESD209-2B.

PASS Condition

The worst measured $V_{OH(AC)}$ shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- **3** Find all valid signal positive pulses in this burst. A valid signal positive pulse starts at the V_{REF} crossing on a valid signal rising edge and ends at the V_{REF} crossing on the following valid signal falling edge.
- 4 For the first valid positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform the VTOP measurement. Take the VTOP measurement result as the $V_{OH(AC)}$ value.
- **5** Continue the previous step for the rest of the valid signal positive pulses that were found in the burst.
- $\boldsymbol{6}$ Determine the worst result from the set of $V_{OH(AC)}$ measured.

V_{OH(DC)} Test Method of Implementation

AC Output Parameter Tests can be divided into 8 subtests: SRQseR(40ohm) test, SRQseF(40ohm) test, SRQseF(60ohm) test, SRQseF(60ohm) test, $V_{OH(AC)}$ test, $V_{OH(DC)}$ test, $V_{OL(AC)}$ test, and $V_{OL(DC)}$ test.

V_{OH(DC)} - Single-ended DC Output Logic High Voltage.

The purpose of this test is to verify that the high level voltage value of the test signal within a valid sampling window must be within the conformance limit of the $V_{OH(DC)}$ value as specified in the JEDEC specification.

The value of V_{DDQ} (which directly affects the conformance limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{DDQ} .

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin

Test Definition Notes from the Specification

Table 44LPDDR2 Single-ended AC and DC Output Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-200	Units	Notes
V _{OH(DC)}	DC output high measurement level (for IV curve linearity)	0.9 x V _{DDQ}	V	1

Test References

See Table 82 - Single-ended AC and DC Output Levels in the JESD209-2B.

The worst measured $V_{OH(DC)}$ shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- **3** Find all valid signal positive pulses in this burst. A valid signal positive pulse starts at the V_{REF} crossing on a valid signal rising edge and ends at the V_{REF} crossing on the following valid signal falling edge.
- 4 For the first valid positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform the VTOP measurement. Take the VTOP measurement result as the $V_{OH(DC)}$ value.
- **5** Continue the previous step for the rest of the valid signal positive pulses that were found in the burst.
- $\boldsymbol{6}$ Determine the worst result from the set of $V_{OH(DC)}$ measured.

V_{OL(AC)} Test Method of Implementation

AC Output Parameter Tests can be divided into 8 subtests: SRQseR(40ohm) test, SRQseF(40ohm) test, SRQseF(60ohm) test, SRQseF(60ohm) test, $V_{OH(AC)}$ test, $V_{OH(DC)}$ test, $V_{OL(AC)}$ test, and $V_{OL(DC)}$ test.

V_{OL(AC)} - Single-ended AC Output Logic Low Voltage.

The purpose of this test is to verify that the low level voltage value of the test signal within a valid sampling window must be within the conformance limit of the $V_{OL(AC)}$ value as specified in the JEDEC specification.

The value of V_{REF} (which directly affects the conformance limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{REF} .

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin

Test Definition Notes from the Specification

Table 45 LPDDR2 Single-ended AC and DC Output Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-200	Units	Notes
V _{OL(AC)}	AC output low measurement level (for output slew rate)	V _{REFDQ} - 0.12	V	

Test References

See Table 82 - Output Slew Rate (single-ended) in the JESD209-2B.

The worst measured $V_{OL(AC)}$ shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- **3** Find all valid signal negative pulses in this burst. A valid signal negative pulse starts at the V_{REF} crossing on a valid signal falling edge and ends at the V_{REF} crossing on the following valid signal rising edge.
- 4 For the first valid negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform the VBASE measurement. Take the VBASE measurement result as the $V_{OL(AC)}$ value.
- **5** Continue the previous step for the rest of the valid signal negative pulses that were found in the burst.
- $\boldsymbol{6}$ Determine the worst result from the set of $V_{OL(AC)}$ measured.

V_{OL(DC)} Test Method of Implementation

AC Output Parameter Tests can be divided into 8 subtests: SRQseR(40ohm) test, SRQseF(40ohm) test, SRQseF(60ohm) test, SRQseF(60ohm) test, $V_{OH(AC)}$ test, $V_{OH(DC)}$ test, $V_{OL(AC)}$ test, and $V_{OL(DC)}$ test.

V_{OL(DC)} - Single-ended DC Output Logic Low Voltage.

The purpose of this test is to verify that the low level voltage value of the test signal within a valid sampling window must be within the conformance limit of the $V_{OL(DC)}$ value as specified in the JEDEC specification.

The value of V_{DDQ} (which directly affects the conformance limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{DDQ} .

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin

Test Definition Notes from the Specification

Table 46 LPDDR2 Single-ended AC and DC Output Levels


Symbol	Parameter	LPDDR2-1066 to LPDDR2-200	Units	Notes
V _{OL(DC)}	DC output low measurement level (for IV curve linearity)	0.1 x V _{DDQ}	V	2

Test References

See Table 82 - Output Slew Rate (single-ended) in the JESD209-2B.

The worst measured $V_{OL(DC)}$ shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid signal negative pulses in this burst. A valid signal negative pulse starts at the V_{REF} crossing on a valid signal falling edge and ends at the V_{REF} crossing on the following valid signal rising edge.
- 4 For the first valid negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform the VBASE measurement. Take the VBASE measurement result as the $V_{OL(DC)}$ value.
- **5** Continue the previous step for the rest of the valid signal negative pulses that were found in the burst.
- $\boldsymbol{6}$ Determine the worst result from the set of $V_{OL(DC)}$ measured.



5

N5413B DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation

Single-Ended Signals V_{IH}/V_{IL} (Address, Control) Tests

Probing for Single-Ended Signals VIH/VIL (Address, Control) Tests116VIHCA(AC) Test Method of Implementation118VIHCA(DC) Test Method of Implementation120VILCA(AC) Test Method of Implementation122VILCA(DC) Test Method of Implementation124

This section provides the Methods of Implementation (MOIs) for Single-Ended Signals $V_{\rm IH}/V_{\rm IL}$ (Address, Control) tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

Probing for Single-Ended Signals V_{IH}/V_{IL} (Address, Control) Tests

When performing the Single-Ended Signals V_{IH}/V_{IL} (Address, Control) tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for the Single-Ended Signals V_{IH}/V_{IL} (Address, Control) tests may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.




Figure 6 Probing for Single-Ended Signals V_{IH}/V_{IL} (Address, Control) Tests with Two Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 6 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 451.

Test Procedure

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 39.
- 2 Ensure that the RAM reliability test software is running on the computer system where the LPDDR2 Device Under Test (DUT) is attached. This software will perform a test on all unused RAM on the

system by producing a repetitive burst of read-write data signals to the LPDDR2 memory.

- **3** Connect the differential solder-in probe head to the PUTs on the LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- **5** In the DDR2(+LP) Test application, click the Set Up tab.
- $\label{eq:select} \textbf{6} \hspace{0.1in} \text{Select the Speed Grade options. For the Single-Ended Signals V_{IH}/V_{IL} (Address, Control) tests, you can select any LPDDR2 speed grade within the selection. To see the LPDDR2 Speed Grades, check the Low Power box.$
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 7 Selecting Single-Ended Signals V_{IH}/V_{IL} (Address, Control) Tests

9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

V_{IHCA(AC)} Test Method of Implementation

 V_{IH} Input Logic HIGH (Address, Control) test can be divided into two subtests: $V_{IHCA(AC)}$ test and $V_{IHCA(DC)}$ test.

V_{IHCA(AC)} - AC Input Logic HIGH (Address, Control).

The purpose of this test is to verify that the histogram mode high level voltage value of the test signal within a valid sampling window is greater than the conformance lower limits of the $V_{\rm IHCA(AC)}$ value specified in the JEDEC specification.

The value of V_{REF} (which directly affects the conformance lower limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{REF}

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Command/Address Signals
- Chip Select Signals

Signals required to perform the test on the oscilloscope:

• Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

 Table 47
 Single-ended AC and DC Input Levels for CA and CS_n Inputs

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
V _{IHCA(AC)}	AC input logic HIGH	V _{REF} + 0.220	Note 2	V _{REF} + 0.300	Note 2	V	1,2

Test References

See Table 74 - Single-ended AC and DC Input Levels for CA and CS_n Inputs in the *JESD209-2B*.

The mode value for the high level voltage must be greater than or equal to the minimum $V_{IHCA(AC)}$ value.

- 1 Obtain sample or acquire signal data.
- 2 Find all valid positive pulses. A valid positive pulse starts at V_{REF} crossing at a valid rising edge and ends at V_{REF} crossing at the following valid falling edge.
- **4** Continue the previous step with another nine valid positive pulses that were found in the burst.
- 5 Determine the worst result from the set of $V_{IH,CA(AC)}$ measured.

V_{IHCA(DC)} Test Method of Implementation

 V_{IH} Input Logic HIGH (Address, Control) test can be divided into two sub tests: $V_{IHCA(AC)}$ test and $V_{IHCA(DC)}$ test.

V_{IHCA(DC)} - DC Input Logic HIGH (Address, Control).

The purpose of this test is to verify that the histogram mode high level voltage value of the test signal within a valid sampling window is greater than the conformance lower limits of the $V_{IHCA(DC)}$ value specified in the JEDEC specification.

The value of V_{REF} (which directly affects the conformance lower limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{REF}

The value of V_{DDCA} (which directly affects the conformance lower limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{DDCA} .

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Command/Address Signals
- Chip Select Signals

Signals required to perform the test on the oscilloscope:

• Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

 Table 48
 Single-ended AC and DC Input Levels for CA and CS_n Inputs

Symbol	Parameter	LPDDR2-1066 to	D LPDDR2-466	LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
V _{IHCA(DC)}	DC input logic HIGH	V _{REF} + 0.130	V _{DDCA}	V _{REF} + 0.200	V _{DDCA}	V	1

Test References

See Table 74 - Single-ended AC and DC Input Levels for CA and CS_n Inputs in the *JESD209-2B*.

The mode value for the high level voltage must be greater than or equal to the minimum $V_{\rm IHCA(DC)}$ value.

- 1 Obtain sample or acquire signal data.
- 2 Find all valid positive pulses. A valid positive pulse starts at V_{REF} crossing at a valid rising edge and ends at V_{REF} crossing at the following valid falling edge.
- 3 Zoom in on the first valid positive pulse and perform VTOP measurement. Take the VTOP measurement results as $V_{IH,CA(DC)}$ value.
- **4** Continue the previous step with another nine valid positive pulses that were found in the burst.
- 5 Determine the worst result from the set of $V_{IH,CA(DC)}$ measured.

V_{ILCA(AC)} Test Method of Implementation

 V_{IL} Input Logic Low (Address, Control) test can be divided into two sub tests: $V_{ILCA(AC)}$ test and $V_{ILCA(DC)}$ test.

V_{ILCA(AC)} - AC Input Logic Low (Address, Control).

The purpose of this test is to verify that the histogram mode low level voltage value of the test signal within a valid sampling window is lower than the conformance lower limits of the $V_{\rm ILCA(AC)}$ value specified in the JEDEC specification.

The value of V_{REF} (which directly affects the conformance upper limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{REF}

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Command/Address Signals
- Chip Select Signals

Signals required to perform the test on the oscilloscope:

• Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

 Table 49
 Single-ended AC and DC Input Levels for CA and CS_n Inputs

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
V _{ILCA(AC)}	AC input logic LOW	Note 2	V _{REF} - 0.220	Note 2	V _{REF} - 0.300	V	1,2

Test References

See Table 74 - Single-ended AC and DC Input Levels for CA and CS_n Inputs in the *JESD209-2B*.

The mode value for the high level voltage must be less than or equal to the maximum $V_{\rm ILCA(AC)}$ value.

- 1 Obtain sample or acquire signal data.
- 2 Find all valid negative pulses. A valid negative pulse starts at V_{REF} crossing at a valid falling edge and ends at V_{REF} crossing at the following valid rising edge.
- $\label{eq:2.1} \textbf{3} \hspace{0.1in} \text{Zoom in on the first valid negative pulse and perform VBASE} \\ \text{measurement. Take the VBASE measurement results as } V_{\text{IL.CA(AC)}} \hspace{0.1in} \text{value.}$
- **4** Continue the previous step with another nine valid negative pulses that were found in the burst.
- 5 Determine the worst result from the set of $V_{IL,CA(AC)}$ measured.

V_{ILCA(DC)} Test Method of Implementation

 V_{IL} Input Logic Low (Address, Control) test can be divided into two sub tests: $V_{ILCA(AC)}$ test and $V_{ILCA(DC)}$ test.

V_{ILCA(DC)} - DC Input Logic Low (Address, Control).

The purpose of this test is to verify that the histogram mode low level voltage value of the test signal within a valid sampling window is lower than the conformance lower limits of the $V_{\rm ILCA(DC)}$ value specified in the JEDEC specification.

The value of V_{REF} (which directly affects the conformance upper limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{REF}

The value of $V_{\rm SSCA}$ (which directly affects the conformance lower limit) is set to 0V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of $V_{\rm SSCA}$.

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Command/Address Signals
- Chip Select Signals

Signals required to perform the test on the oscilloscope:

• Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

 Table 50
 Single-ended AC and DC Input Levels for CA and CS_n Inputs

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
V _{ILCA(DC)}	DC input logic LOW	V _{SSCA}	V _{REF} - 0.130	V _{SSCA}	V _{REF} - 0.200	V	1

Test References

See Table 74 - Single-ended AC and DC Input Levels for CA and CS_n Inputs in the *JESD209-2B*.

The mode value for the histogram of the low level voltage must be less than or equal to the maximum $V_{\rm ILCA(DC)}$ value.

- 1 Obtain sample or acquire signal data.
- 2 Find all valid negative pulses. A valid negative pulse starts at V_{REF} crossing at a valid falling edge and ends at V_{REF} crossing at the following valid rising edge.
- 3 Zoom in on the first valid negative pulse and perform VBASE measurement. Take the VBASE measurement results as $V_{IL,CA(DC)}$ value.
- **4** Continue the previous step with another nine valid negative pulses that were found in the burst.
- 5 Determine the worst result from the set of $V_{IL,CA(DC)}$ measured.

5 Single-Ended Signals VIH/VIL (Address, Control) Tests



6

N5413B DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation

Single-Ended Signals V_{IH}/V_{IL} (Data, Mask) Tests

Probing for Single-Ended Signals VIH/VIL (Data, Mask) Tests128VIHDQ(AC) Test Method of Implementation131VIHDQ(DC) Test Method of Implementation133VILDQ(AC) Test Method of Implementation135VILDQ(DC) Test Method of Implementation137

This section provides the Methods of Implementation (MOIs) for Single-Ended Signals $V_{\rm IH}/V_{\rm IL}$ (Data, Mask) tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

Probing for Single-Ended Signals V_{IH}/V_{IL} (Data, Mask) Tests

When performing the Single-Ended Signals V_{IH}/V_{IL} (Data, Mask) tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for the Single-Ended Signals V_{IH}/V_{IL} (Data, Mask) tests may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.




Figure 8 Probing for Single-Ended Signals V_{IH}/V_{IL} (Data, Mask) Tests with Two Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 8 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 451.

Test Procedure

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 39.
- 2 Ensure that the RAM reliability test software is running on the computer system where the LPDDR2 Device Under Test (DUT) is attached. This software will perform a test on all unused RAM on the system by producing a repetitive burst of read-write data signals to the LPDDR2 memory.
- **3** Connect the differential solder-in probe head to the PUTs on the LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 9 Selecting Single-Ended Signals V_{IH}/V_{IL} (Data, Mask) Tests

9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

V_{IHDQ(AC)} Test Method of Implementation

 V_{IH} Input Logic High (Data, Mask) test can be divided into two sub tests: $V_{IHDQ(AC)}$ test and $V_{IHDQ(DC)}$ test.

V_{IHDQ(AC)} - AC Input Logic High (Data, Mask).

The purpose of this test is to verify that the voltage level of the test signal at tDS (DM and DQ input setup time in JEDEC specification) before the DQS midpoint is greater than the conformance lower limits of the $V_{\rm IHDQ(AC)}$ value specified in the JEDEC specification.

The value of V_{REF} (which directly affects the conformance lower limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{REF}

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signals (supported by Data Strobe Signals) OR
- Data Mask Signals (supported by Data Strobe Signals)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin Data Strobe Signals

Test Definition Notes from the Specification

Table 51 Single-ended AC and DC Input Levels for DQ and DM

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
V _{IHDQ(AC)}	AC input logic HIGH	V _{REF} + 0.220	Note 2	V _{REF} + 0.300	Note 2	V	1,2,5

Test References

See Table 76 - Single-ended AC and DC Input Levels for DQ and DM in the JESD209-2B.

The voltage level at tDS (DM and DQ input setup time in JEDEC specification) before the DQS midpoint for the high level voltage shall be greater than or equal to the minimum $V_{IHDQ(AC)}$ value.

- 1 Acquire and split read and write bursts of the acquired signal.
- **2** Take the first valid WRITE burst found.
- **3** Find all valid rising DQ crossings that cross $V_{IH(AC)}$ in the burst.
- **4** For all DQ crossings found, locate all the following DQS crossings that cross 0V.
- 5 Calculate the time where the test result is taken. Calculation is expressed as: $T_{TESTRESULT} = T_{DQS MIDPOINT} tDS$. (tDS DM and DQ input setup time in JEDEC specification which is due to speed grade.)
- 6 Take voltage level of DQ signal at $T_{\rm TESTRESULT}$ as the test result for $V_{\rm IHDQ(AC)}.$
- 7 Collect all V_{IHDQ(AC)}.
- 8 Determine the worst result from the set of $V_{\text{IHDQ(AC)}}$ measured.

V_{IHDQ(DC)} Test Method of Implementation

 V_{IH} Input Logic High (Data, Mask) test can be divided into two sub tests: $V_{IHDQ(AC)}$ test and $V_{IHDQ(DC)}$ test.

V_{IHDQ(DC)} - DC Input Logic High (Data, Mask).

The purpose of this test is to verify that the histogram min high level voltage value of the test signal within a valid sampling window is within the conformance limits of the $V_{IH(DC)}$ value specified in the JEDEC specification.

The value of V_{REF} (which directly affects the conformance lower limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{REF}

The value of V_{DDQ} (which directly affects the conformance lower limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{DDQ} .

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signals (supported by Data Strobe Signals) OR
- Data Mask Signals (supported by Data Strobe Signals)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin Data Strobe Signals

Test Definition Notes from the Specification

Table 52 Single-ended AC and DC Input Levels for DQ and DM	
--	--

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
V _{IHDQ(DC)}	DC input logic HIGH	V _{REF} + 0.130	V _{DDQ}	V _{REF} + 0.200	V _{DDQ}	V	1

Test References

See Table 76 - Single-ended AC and DC Input Levels for DQ and DM in the JESD209-2B.

PASS Condition

The minimum value of the test signal from tDS before the DQS midpoint to tDH after the DQS midpoint for the high level voltage shall be greater than or equal to the minimum $V_{\rm IHDQ(DC)}$ value.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- ${\bf 3}~$ Find all valid rising DQ crossings that cross $V_{IH(AC)}$ in the burst.
- 4 For all DQ crossings found, locate all the following DQS crossings that cross midpoint. (0V is for differential DQS and V_{REF} is for single ended DQS.)
- **5** Set up histogram function settings.
 - Ax: X-time position where tDS (DM and DQ input setup time in JEDEC specification) before DQS crossing midpoint.
 - Bx: X-time position where tDH (DM and DQ input hold time in JEDEC specification) after DQS crossing midpoint.
 - Ay: Top of the displaying window just to make sure it covers the maximum level of the respective signal.
 - By: Y-position at the V_{REF} voltage level.
- **6** Take the 'Min' value of the histogram as the test result for $V_{IHDQ(DC)}$.
- 7 Collect all $V_{IHDQ(DC)}$.
- 8 Determine the worst result from the set of $V_{IHDQ(DC)}$ measured.

V_{ILDQ(AC)} Test Method of Implementation

 V_{IL} Input Logic Low (Data, Mask) test can be divided into two sub tests: $V_{ILDQ(AC)}$ test and $V_{ILDQ(DC)}$ test.

V_{ILDQ(AC)} - AC Input Logic Low (Data, Mask).

The purpose of this test is to verify that the voltage level of the test signal at tDS (DM and DQ input setup time in JEDEC specification) before the DQS midpoint is lower than the conformance lower limits of the $V_{ILDQ(AC)}$ value specified in the JEDEC specification.

The value of V_{REF} (which directly affects the conformance upper limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{REF}

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signals (supported by Data Strobe Signals) OR
- Data Mask Signals (supported by Data Strobe Signals)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin Data Strobe Signals

Test Definition Notes from the Specification

Table 53 Single-ended AC and DC Input Levels for DQ and DM

Symbo	bl	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
			Min	Max	Min	Max		
V _{ILDQ(A}	AC)	AC input logic LOW	Note 2	V _{REF} - 0.220	Note 2	V _{REF} - 0.300	V	1,2,5

Test References

See Table 76 - Single-ended AC and DC Input Levels for DQ and DM in the *JESD209-2B*.

The voltage level at tDS (DM and DQ input setup time in JEDEC specification) before the DQS midpoint for the low level voltage shall be less than or equal to the maximum $V_{ILDQ(AC)}$ value.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid falling DQ crossings that cross $V_{IL(AC)}$ in the burst.
- 4 For all DQ crossings found, locate all the following DQS crossings that cross midpoint. (0V is for differential DQS and V_{REF} is for single ended DQS.)
- 5 Calculate the time where the test result is taken. Calculation is expressed as: $T_{TESTRESULT} = T_{DQS \ MIDPOINT} tDS$. (tDS DM and DQ input setup time in JEDEC specification which is due to speed grade.)
- 6 Take voltage level of DQ signal at $T_{\rm TESTRESULT}$ as the test result for $V_{\rm ILDQ(AC)}.$
- 7 Collect all V_{ILDQ(AC)}.
- 8 Determine the worst result from the set of $V_{ILDQ(AC)}$ measured.

V_{ILDQ(DC)} Test Method of Implementation

 V_{IL} Input Logic Low (Data, Mask) test can be divided into two sub tests: $V_{ILDQ(AC)}$ test and $V_{ILDQ(DC)}$ test.

V_{ILDQ(DC)} - DC Input Logic Low (Data, Mask).

The purpose of this test is to verify that the histogram max low level voltage value of the test signal within a valid sampling window is within the conformance limits of the $V_{ILDQ(DC)}$ value specified in the JEDEC specification.

The value of V_{REF} (which directly affects the conformance upper limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{REF}

The value of V_{SSQ} (which directly affects the conformance lower limit) is set to 0V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{SSQ} .

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signals (supported by Data Strobe Signals) OR
- Data Mask Signals (supported by Data Strobe Signals)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin Data Strobe Signals

Test Definition Notes from the Specification

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to	Units	Notes	
		Min	Max	Min	Max		
V _{ILDQ(DC)}	DC input logic Low	V _{SSQ}	V _{REF} - 0.130	V _{SSQ}	V _{REF} - 0.200	V	1

Table 54Single-ended AC and DC Input Levels for DQ and DM

Test References

See Table 76 - Single-ended AC and DC Input Levels for DQ and DM in the JESD209-2B.

PASS Condition

The maximum value of the test signal from tDS before the DQS midpoint to tDH after the DQS midpoint for the low level voltage shall be less than or equal to the maximum $V_{\text{ILDQ(DC)}}$ value.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid falling DQ crossings that cross $V_{IL(AC)}$ in the burst.
- 4 For all DQ crossings found, locate all the following DQS crossings that cross midpoint. (0V is for differential DQS and V_{REF} is for single ended DQS.)
- **5** Set up histogram function settings.
 - Ax: X-time position where tDS (DM and DQ input setup time in JEDEC specification) before DQS crossing midpoint.
 - Bx: X-time position where tDH (DM and DQ input hold time in JEDEC specification) after DQS crossing midpoint.
 - Ay: Top of the displaying window just to make sure it covers the maximum level of the respective signal.
 - By: Y-position at the V_{REF} voltage level.
- **6** Take the 'Max' value of the histogram as the test result for $V_{ILDQ(DC)}$.
- 7 Collect all $V_{ILDQ(DC)}$.
- 8 Determine the worst result from the set of $V_{ILDQ(DC)}$ measured.



7

N5413B DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation

Single-Ended Signals AC Parameters Tests for Strobe Signals

Probing for Single-Ended Signals AC Input Parameters Tests for Strobe Signals 140
VSEH(AC) (strobe) Test Method of Implementation 143
VSEL(AC) (strobe) Test Method of Implementation 145

This section provides the Methods of Implementation (MOIs) for Single-Ended Signals AC tests for Strobe Signals using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

Probing for Single-Ended Signals AC Input Parameters Tests for Strobe Signals

When performing the Single-Ended Signals AC Input Parameters tests for Strobe Signals, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for the Single-Ended Signals AC Input Parameters tests may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.





Figure 10 Probing for Single-Ended Signals AC Input Parameters Tests for Strobe Signals with Two Probes


You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 10 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 451.

Test Procedure

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 39.
- 2 Ensure that the RAM reliability test software is running on the computer system where the LPDDR2 Device Under Test (DUT) is attached. This software will perform a test on all unused RAM on the system by producing a repetitive burst of read-write data signals to the LPDDR2 memory.
- **3** Connect the differential solder-in probe head to the PUTs on the LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- **6** Select the Speed Grade options. For the Single-Ended Signals AC Input Parameters Tests for Strobe Signals, you can select any LPDDR2 speed grade within the selection. To see the LPDDR2 Speed Grades, check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.





9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

V_{SEH(AC)} (strobe) Test Method of Implementation

Single-ended Signal Tests for Strobe Tests can be divided into two subtests: $V_{\rm SEH(AC)}$ and $V_{\rm SEL(AC)}.$

V_{SEH(AC)} - Single-ended High Level Voltage.

The purpose of this test is to verify that the maximum high pulse voltage must be within the conformance limit of the $V_{\text{SEH(AC)}}$ value as specified in the JEDEC specification.

The value of V_{DDQ} (which directly affects the conformance limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{DDQ} .

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

• Data Strobe Signal (supported by Data Signals)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT Data Strobe Signals
- Supporting Pin Data Signals

Test Definition Notes from the Specification

 Table 55
 LPDDR2 Single-ended Levels for CK_t, DQS_t, CK_c, and DQS_c

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
V _{SEH(AC)}	Single-ended high level for strobes	(V _{DDQ} /2) + 0.220	Note 3	(V _{DDQ} /2) + 0.300	Note 3	V	1,2

Test References

See Table 79 - Single-ended Levels for CK_t, DQS_t, CK_c, and DQS_c in the *JESD209-2B*.

PASS Condition

The worst measured $V_{\text{SEH(AC)}}$ shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- **3** Find all valid strobe positive pulses in this burst. A valid strobe positive pulse starts at the V_{REF} crossing on a valid strobe rising edge and ends at the V_{REF} crossing on the following valid strobe falling edge.
- 4 For the first valid strobe positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform TMAX. Then perform VTIME at the found TMAX to get the maximum voltage of the pulse. Take the VTIME measurement result as the $V_{\text{SEH(AC)}}$ value.
- **5** Continue the previous step for the rest of the valid strobe positive pulses that were found in the burst.
- **6** Determine the worst result from the set of $V_{\text{SEH(AC)}}$ measured.

V_{SEL(AC)} (strobe) Test Method of Implementation

Single-ended Signal Tests for Strobe Tests can be divided into two subtests: $V_{\rm SEH(AC)}$ and $V_{\rm SEL(AC)}.$

V_{SEL(AC)} - Single-ended Low Level Voltage.

The purpose of this test is to verify that the minimum low pulse voltage must be within the conformance limit of the $V_{SEL(AC)}$ value as specified in the JEDEC specification.

The value of V_{DDQ} (which directly affects the conformance limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{DDQ} .

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

• Data Strobe Signal (supported by Data Signals)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT Data Strobe Signals
- Supporting Pin Data Signals

Test Definition Notes from the Specification

 Table 56
 LPDDR2 Single-ended Levels for CK_t, DQS_t, CK_c, and DQS_c

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to	Units	Notes	
		Min	Max	Min	Max		
V _{SEL(AC)}	Single-ended low level for strobes	Note 3	(V _{DDQ} /2) - 0.220	Note 3	(V _{DDQ} /2) - 0.300	V	1,2

Test References

See Table 79 - Single-ended Levels for CK_t, DQS_t, CK_c, and DQS_c in the *JESD209-2B*.

PASS Condition

The worst measured $V_{SEL(AC)}$ shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid strobe negative pulses in this burst. A valid strobe negative pulse starts at the V_{REF} crossing on a valid strobe falling edge and ends at the V_{REF} crossing on the following valid strobe rising edge.
- 4 For the first valid strobe negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform TMIN. Then perform VTIME at the found TMIN to get the minimum voltage of the pulse. Take the VTIME measurement result as the $V_{SEL(AC)}$ value.
- **5** Continue the previous step for the rest of the valid strobe negative pulses that were found in the burst.
- 6 Determine the worst result from the set of $V_{SEL(AC)}$ measured.



8

N5413B DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation

Single-Ended Signals AC Parameters Tests for Clocks

Probing for Single-Ended Signals AC Input Parameters Tests for Clocks 148
VSEH(AC) (clock) Test Method of Implementation 150
VSEL(AC) (clock) Test Method of Implementation 152

This section provides the Methods of Implementation (MOIs) for Single-Ended Signals AC tests for Clocks using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

Probing for Single-Ended Signals AC Input Parameters Tests for Clocks

When performing the Single-Ended Signals AC Input Parameters tests for Clocks, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for the Single-Ended Signals AC Input Parameters tests for Clocks may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.




Figure 12 Probing for Single-Ended Signals AC Input Parameters Tests for Clocks with Two Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 12 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 451.

Test Procedure

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 39.
- 2 Ensure that the RAM reliability test software is running on the computer system where the LPDDR2 Device Under Test (DUT) is

attached. This software will perform a test on all unused RAM on the system by producing a repetitive burst of read-write data signals to the LPDDR2 memory.

- **3** Connect the differential solder-in probe head to the PUTs on the LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- **6** Select the Speed Grade options. For the Single-Ended Signals AC Input Parameters Tests for Clocks, you can select any LPDDR2 speed grade within the selection. To see the LPDDR2 Speed Grades, check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 13 Selecting Single-Ended Signals AC Input Parameters Tests for Clocks

9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

V_{SEH(AC)} (clock) Test Method of Implementation

Single-ended Signal Tests for Clock Tests can be divided into two subtests: $V_{SEH(AC)}$ and $V_{SEL(AC)}$.

V_{SEH(AC)} - Single-ended High Level Voltage (clock).

The purpose of this test is to verify that the maximum high pulse voltage must be within the conformance limit of the $V_{\rm SEH(AC)}$ value as specified in the JEDEC specification.

The value of V_{DDCA} (which directly affects the conformance limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{DDCA} .

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

• Clock Signals

Signals required to perform the test on the oscilloscope:

• Pin Under Test, PUT - Clock Signals

Test Definition Notes from the Specification

 Table 57
 LPDDR2 Single-ended Levels for CK_t, DQS_t, CK_c, and DQS_c

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to L	Units	Notes	
		Min	Max	Min	Max		
V _{SEH(AC)}	Single-ended high level for CK_t, CK_c	(V _{DDCA} /2) + 0.220	Note 3	(V _{DDCA} /2) + 0.300	Note 3	V	1,2

Test References

See Table 79 - Single-ended Levels for CK_t, DQS_t, CK_c, and DQS_c in the *JESD209-2B*.

PASS Condition

The worst measured $V_{\text{SEH(AC)}}$ shall be within the specification limit.

Measurement Algorithm

- **1** Pre-condition the oscilloscope.
- 2 Trigger on a rising edge of the clock signal under test.
- 3 Find all valid Clock positive pulses in the entire waveform. A valid Clock positive pulse starts at the V_{REF} crossing on a valid Clock rising edge and ends at the V_{REF} crossing on the following valid Clock falling edge.
- 4 For the first valid Clock positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform TMAX. Then perform VTIME at the found TMAX to get the maximum voltage of the pulse. Take the VTIME measurement result as the $V_{SEH(AC)}$ value.
- **5** Continue the previous step for the rest of the valid Clock positive pulses that were found in the waveform.
- **6** Determine the worst result from the set of $V_{SEH(AC)}$ measured.

V_{SEL(AC)} (clock) Test Method of Implementation

Single-ended Signal Tests for Clock Tests can be divided into two subtests: $V_{SEH(AC)}$ and $V_{SEL(AC)}$.

V_{SEL(AC)} - Single-ended Low Level Voltage (clock).

The purpose of this test is to verify that the minimum low pulse voltage must be within the conformance limit of the $V_{SEL(AC)}$ value as specified in the JEDEC specification.

The value of V_{DDCA} (which directly affects the conformance limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{DDCA} .

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

• Clock Signals

Signals required to perform the test on the oscilloscope:

• Pin Under Test, PUT - Clock Signals

Test Definition Notes from the Specification

 Table 58
 LPDDR2 Single-ended Levels for CK_t, DQS_t, CK_c, and DQS_c

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to	Units	Notes	
		Min	Max	Min	Max		
V _{SEL(AC)}	Single-ended low level for CK_t, CK_c	Note 3	(V _{DDCA} /2) - 0.220	Note 3	(V _{DDCA} /2) - 0.300	V	1,2

Test References

See Table 79 - Single-ended Levels for CK_t, DQS_t, CK_c, and DQS_c in the *JESD209-2B*.

PASS Condition

The worst measured $V_{\mbox{\scriptsize SEL}(\mbox{\scriptsize AC})}$ shall be within the specification limit.

Measurement Algorithm

- **1** Pre-condition the oscilloscope.
- 2 Trigger on a rising edge of the clock signal under test.
- **3** Find all valid Clock negative pulses in the entire waveform. A valid Clock negative pulse starts at the V_{REF} crossing on a valid Clock falling edge and ends at the V_{REF} crossing on the following valid Clock rising edge.
- 4 For the first valid Clock negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform TMIN. Then perform VTIME at the found TMIN to get the minimum voltage of the pulse. Take the VTIME measurement result as the $V_{SEL(AC)}$ value.
- **5** Continue the previous step for the rest of the valid Clock negative pulses that were found in the waveform.
- **6** Determine the worst result from the set of $V_{SEL(AC)}$ measured.

8 Single-Ended Signals AC Parameters Tests for Clocks



9

N5413B DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation

Single-Ended Signals Overshoot/Undershoot Tests

Probing for Overshoot/Undershoot Tests156AC Overshoot Test Method of Implementation158AC Undershoot Test Method of Implementation162

This section provides the Methods of Implementation (MOIs) for Single-Ended Signals Overshoot/Undershoot tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

Probing for Overshoot/Undershoot Tests

When performing the Single-Ended Signals Overshoot/Undershoot tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections as shown in the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.




Figure 14 Probing for Single-Ended Signals Overshoot/Undershoot Tests

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channel shown in Figure 14 is just an example).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 451.

Test Procedure

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 39.
- 2 Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is attached. This software will perform test on all unused RAM on the

system by producing repetitive burst of read-write data signals to the DDR2/LPDDR2 memory.

- **3** Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- **5** In the DDR2(+LP) Test application, click the Set Up tab.
- **6** Select the Speed Grade options. For Single-Ended Signals Overshoot/Undershoot tests, you can select any speed grade within the selection. To select one of the LPDDR2 speed grades, check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 15 Selecting Single-Ended Signals Overshoot/Undershoot Tests

9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

AC Overshoot Test Method of Implementation

The Overshoot test can be divided into two subtests: Overshoot amplitude and overshoot area. The purpose of this test is to verify that the overshoot value of the test signal from all region is lower than or equal to the conformance limit of the maximum peak amplitude allowed for overshoot test as specified in the JEDEC specification.

When there is an overshoot, the overshoot area is calculated based on the overshoot width. The overshoot area should be lower than or equal to the conformance limit of the maximum overshoot area allowed as specified in the JEDEC specification.

Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: **READ** or **WRITE**

Signal(s) of Interest:

- Data Signal OR
- Data Strobe Signal OR
- Address Signal OR
- Control Signal OR
- Data Mask Control Signal OR
- Clock Signal

Signals required to perform the test on the oscilloscope:

• Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

 Table 59
 AC Overshoot Specification for Address and Control Pins

I

I

I


A0-A15, BA0-BA2, CS, RAS, CAS, WE, CKE, ODT


Parameter	Specification			
	DDR2-400	DDR2-533	DDR2-667	DDR2-800
Maximum peak amplitude allowed for overshoot area	0.5(0.9) ¹ V	0.5(0.9) ¹ V	0.5(0.9) ¹ V	0.5(0.9) ¹ V
Maximum overshoot area above V _{DD}	1.33 V-ns	1.0 V-ns	0.8 V-ns	0.66 V-ns

 Table 60
 AC Overshoot Specification for Clock, Data, Strobe and Mask Pins

DQ, (U/L/R)DQS, $\overline{(U/L/R)}$ DQS, DM, CK, \overline{CK}

Parameter					
	DDR2-400	DDR2-533	DDR2-667	DDR2-800	
Maximum peak amplitude allowed for overshoot area	0.5 V	0.5 V	0.5 V	0.5 V	
Maximum overshoot area above V _{DDQ}	0.38 V-ns	0.28 V-ns	0.23 V-ns	0.23 V-ns	





A0-A15, BA0-BA2, CS, RAS, CAS, WE, CKE, ODT

Parameter	Specification
	DDR2-1066
Maximum peak amplitude allowed for overshoot area	0.5(0.9) ¹ V
Maximum overshoot area above V _{DD}	0.5 V-ns

 Table 62
 AC Overshoot Specification for Clock, Data, Strobe and Mask Pins (DDR2-1066)

I

DQ, (U/L/R)DQS, $\overline{(U/L/R)DQS}$, DM, CK, \overline{CK}

Parameter	Specification
	DDR2-1066
Maximum peak amplitude allowed for overshoot area	0.5 V
Maximum overshoot area above V _{DDQ}	0.19 V-ns




Figure 68 — AC overshoot and undershoot definition for clock, data, strobe, and mask pins

Table 63 Table 88 - LPDDR2 AC Overshoot/Undershoot Specification
--

Parameter		1066	933	800	667	533	466	400	333	266	200	Units
Maximum peak amplitude allowed for overshoot area	Max		0.35					V				
Maximum peak amplitude allowed for undershoot area	Max		0.35					V				
Maximum area above V _{DD}	Max	0.15	0.17	0.20	0.24	0.30	0.35	0.40	0.48	0.60	0.80	V-ns
Maximum area below V _{SS}	Max	0.15	0.17	0.20	0.24	0.30	0.35	0.40	0.48	0.60	0.80	V-ns

Test References

See Table 24 - AC Overshoot/Undershoot Specification for Address and Control Pins and Table 25 - AC Overshoot/Undershoot Specification for Clock, Data, Strobe and Mask Pins in the JEDEC Standard JESD79-2E.

Also See Table 24 - AC Overshoot/Undershoot Specification for Address and Control Pins and Table 25 - AC Overshoot/Undershoot Specification for Clock, Data, Strobe and Mask Pins in the JESD208.

Also see Table 88 - AC Overshoot/Undershoot Specification in the JESD209-2B.

PASS Condition

The measured maximum voltage value of the test signal should be less than or equal to the maximum overshoot value.

The calculated overshoot area value should be less than or equal to the maximum overshoot area allowed.

Measurement Algorithm

- 1 Set the number of sampling points to 2M samples.
- **2** Sample/acquire signal data and perform signal conditioning to maximize the screen resolution (vertical scale adjustment).
- **3** Use TMAX, VMAX to get a timestamp of the maximum voltage on all regions of acquired waveform.
- 4 Perform manual zoom on waveform to maximize peak area.
- **5** Find the edges before and after the Overshoot Point at the Supply Reference Level in order to calculate the maximum overshoot length duration. The table below shows the supply reference level for each pin group.

Pin	Supply Reference Level
DDR2 Address and Control Pin	V _{DD}
DDR2 Clock, Data, Strobe, and Mask Pin	V_{DDQ}
LPDDR2 Address, Control, Clock, Chip Select, and Clock Enable	V _{DDCA}
LPDDR2 Data, Strobe, Mask	V_{DDQ}

- 6 Calculate the overshoot amplitude.Overshoot amplitude = VMAX supply reference level (Refer to the table above.)
- 7 Calculate the overshoot area (V-ns)
 - **a** Area of calculation is based on the area of calculation of a triangle where the overshoot width is used as the triangle base and the overshoot amplitude is used as the triangle height.
 - **b** Area = 0.5 * base * height.
- 8 Compare the test results with the compliance test limits.

AC Undershoot Test Method of Implementation

The Undershoot Test can be divided into two sub-tests: Undershoot amplitude and Undershoot area. The purpose of this test is to verify that the undershoot value of the test signal from all region is lower than or equal to the conformance limit of the maximum peak amplitude allowed for undershoot test as specified in the JEDEC specification.

When there is an undershoot, the undershoot area is calculated based on the undershoot width. The undershoot area should be lower than or equal to the conformance limit of the maximum undershoot area allowed as specified in the JEDEC specification.

Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: **READ** or **WRITE**

Signal(s) of Interest:

- Data Signal OR
- Data Strobe Signal OR
- Address Signal OR
- Control Signal OR
- Data Mask Control Signal OR
- Clock Signal

Signals required to perform the test on the oscilloscope:

• Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

 Table 64
 AC Undershoot Specification for Address and Control Pins

I

I


A0-A15, BA0-BA2, CS, RAS, CAS, WE, CKE, ODT


Parameter	Specification					
	DDR2-400	DDR2-533	DDR2-667	DDR2-800		
Maximum peak amplitude allowed for undershoot area	0.5(0.9) ¹ V	0.5(0.9) ¹ V	0.5(0.9) ¹ V	0.5(0.9) ¹ V		
Maximum undershoot area below V _{SS}	1.33 V-ns	1.0 V-ns	0.8 V-ns	0.66 V-ns		

 Table 65
 AC Undershoot Specification for Clock, Data, Strobe and Mask Pins

DQ, (U/L/R)DQS, $\overline{(U/L/R)}$ DQS, DM, CK, \overline{CK}

Parameter		Specification					
	DDR2-400	DDR2-533	DDR2-667	DDR2-800			
Maximum peak amplitude allowed for undershoot area	0.5 V	0.5 V	0.5 V	0.5 V			
Maximum undershoot area below V _{SSQ}	0.38 V-ns	0.28 V-ns	0.23 V-ns	0.23 V-ns			





A0-A15, BA0-BA2, CS, RAS, CAS, WE, CKE, ODT

Parameter	Specification
	DDR2-1066
Maximum peak amplitude allowed for undershoot area	0.5(0.9) ¹ V
Maximum undershoot area below V _{SS}	0.5 V-ns

Table 67 AC Undershoot Specification for Clock, Data, Strobe and Mask Pins (DDR2-1066)

Parameter	Specification
	DDR2-1066
Maximum peak amplitude allowed for undershoot area	0.5 V
Maximum undershoot area below V _{SSQ}	0.19 V-ns

DQ, (U/L/R)DQS, $\overline{(U/L/R)DQS}$, DM, CK, \overline{CK}




Table 68 Table 88 - LPDDR2 AC Overshoot/Undershoot Specification

Parameter		1066	933	800	667	533	466	400	333	266	200	Units
Maximum peak amplitude allowed for overshoot area	Max		0.35						V			
Maximum peak amplitude allowed for undershoot area	Max		0.35						V			
Maximum area above V _{DD}	Max	0.15	0.17	0.20	0.24	0.30	0.35	0.40	0.48	0.60	0.80	V-ns
Maximum area below V _{SS}	Max	0.15	0.17	0.20	0.24	0.30	0.35	0.40	0.48	0.60	0.80	V-ns

Test References

See Table 24 - AC Overshoot/Undershoot Specification for Address and Control Pins and Table 25 - AC Overshoot/Undershoot Specification for Clock, Data, Strobe and Mask Pins, in the *JEDEC Standard JESD79-2E*.

Also See Table 24 - AC Overshoot/Undershoot Specification for Address and Control Pins and Table 25 - AC Overshoot/Undershoot Specification for Clock, Data, Strobe and Mask Pins in the *JESD208*.

Also see Table 88 - LPDDR2 AC Overshoot/Undershoot Specification in the *JESD209-2B*.

PASS Condition

The measured minimum voltage value for the test signal should be less than or equal to the maximum undershoot value. The calculated undershoot area value should be less than or equal to the maximum undershoot area allowed.

Measurement Algorithm

- 1 Set the number of sampling points to 2M samples.
- **2** Sample/acquire signal data and perform signal conditioning to maximize the screen resolution (vertical scale adjustment).
- **3** Use TMAX, VMAX to get a timestamp of the minimum voltage on all regions of acquired waveform.
- 4 Perform manual zoom on waveform to minimum peak area.
- 5 Find the edges before and after the Undershoot Point at the GND (~0V) Level in order to calculate the maximum undershoot length duration.
- 6 Calculate Undershoot amplitude. Undershoot amplitude = 0 - VMIN.
- 7 Calculate the undershoot area (V-ns)
 - **a** Area of calculation is based on the area of calculation of a triangle where the undershoot width is used as the triangle base and the undershoot amplitude is used as the triangle height.
 - **b** Area = 0.5 * base * height.
- 8 Compare the test results with the compliance test limits

9 Single-Ended Signals Overshoot/Undershoot Tests



N5413B DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation


10 Differential Signals AC Input Parameters Tests

Probing for Differential Signals AC Input Parameters Tests 168
VID(AC), AC Differential Input Voltage - Test Method of Implementation 170
VIX(AC), AC Differential Input Cross Point Voltage - Test Method of Implementation 173
VIHdiff(AC) Test Method of Implementation 176
VIHdiff(DC) Test Method of Implementation 179
VILdiff(AC) Test Method of Implementation 182
VILdiff(DC) Test Method of Implementation 185


This section provides the Methods of Implementation (MOIs) for Differential Signals AC Input tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

Probing for Differential Signals AC Input Parameters Tests

When performing the Differential Signals AC Input Parameters tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for the Differential Signals AC Input Parameters tests may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.



InfiniiMax solder-in probes



You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 16 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 451.

Test Procedure

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 39.
- 2 Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is attached. This software will perform test on all unused RAM on the

system by producing repetitive burst of read-write data signals to the DDR2/LPDDR2 memory.

- **3** Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- **6** Select the Speed Grade options. For Differential Signals AC Input Parameters Tests that support DDR2, you can select any speed grade within the selection. To select a LPDDR2 Speed Grade (for tests that support LPDDR2), check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 17 Selecting Differential Signals AC Input Parameters Tests

9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

V_{ID(AC)}, AC Differential Input Voltage - Test Method of Implementation

The purpose of this test is to verify that magnitude differences between the input differential signal pairs value of the test signals is within the conformance limits of the $V_{ID(AC)}$ as specified in the JEDEC specification.

The value of V_{DDQ} which directly affects the conformance lower limit is set to 1.8V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of V_{DDQ} .

Signals of Interest

Mode Supported: DDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal) OR
- Clock Signal

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin only required when PUT is DQS

Test Definition Notes from the Specification

 Table 69
 Differential Input AC Logic Level

Symbol	Parameter		Max	Units	Notes
V _{ID(AC)}	AC differential input voltage	0.5	V _{DDQ}	V	1,3





Table 70	Differential	Input AC Logic	Level (DDR2-1066)
----------	--------------	----------------	-------------------

Symbol	Parameter	Min	Max	Units	Notes
V _{ID(AC)}	AC differential input voltage	0.5	V _{DDQ} + 0.6	V	1

Figure 66 — Differential signal levels JEDEC Standard No. 208



Test References

See Table 22 - Differential Input AC Logic Level in the *JEDEC Standard JESD79-2E* and Table 22 - Differential Input AC Logic Level in the *JESD208*.

PASS Condition

The calculated magnitude of the differential voltage of the test signals pair should be within the conformance limits of the $V_{ID(AC)}$ value.

Measurement Algorithm

For PUT is DQS and \overline{DQS} :

- 1 Obtain sample or acquire data waveforms.
- **2** Use Subtract FUNC to generate the differential waveform from the two source inputs.
- 3 Split read and write bursts of the acquired signal.
- 4 Take the first valid WRITE burst found.
- 5 Find all differential DQS crossings that cross OV.
- **6** Within the first and second DQS crossing regions, perform VTOP on DQS,GND or \overline{DQS} ,GND, depending on which one is the positive pulse in the current region. Next, perform VBASE on DQS,GND or \overline{DQS} ,GND, depending on which one is the negative pulse in the current region. Calculate $V_{ID(AC)}$ = VTOP VBASE.
- 7 Perform the previous step on all pairs of DQS crossing.
- 8 Determine the worst result from the set of $V_{ID(AC)}$ measured.

For PUT is CLK and $\overline{\text{CLK}}$:

- **1** Obtain sample or acquire data waveforms.
- **2** Use Subtract FUNC to generate the differential waveform from the two source inputs.
- 3 Find the first 10 differential CLK crossing that cross 0V.
- 4 Within the first and second CLK crossing regions, perform VTOP on CLK,GND or $\overline{\text{CLK}}$,GND, depending on which one is the positive pulse in the current region. Next, perform VBASE on CLK,GND or $\overline{\text{CLK}}$,GND, depending on which one is the negative pulse in the current region. Calculate $V_{\text{ID}(\text{AC})}$ = VTOP VBASE.
- **5** Perform the previous step on all pairs of CLK crossing until 10 measurement results are collected.
- $\boldsymbol{6}$ Determine the worst result from the set of $V_{ID(AC)}$ measured.

$V_{IX(AC)},$ AC Differential Input Cross Point Voltage - Test Method of Implementation

The purpose of this test is to verify the crossing point voltage value of the input differential test signals pair is within the conformance limits of the $V_{IX(AC)}$ as specified in the JEDEC specification.

The value of V_{DDQ} which directly affects the conformance lower limit is set to 1.8V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of V_{DDQ} .

Signals of Interest

Mode Supported: DDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal) OR
- Clock Signal


Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin only required when PUT is DQS.

Test Definition Notes from the Specification

 Table 71
 Differential Input AC Logic Level

Symbol	Parameter	Min	Max	Units	Notes
V _{IX(AC)}	AC differential cross point voltage	0.5 * V _{DDQ} - 0.175	0.5 * V _{DDQ} + 0.175	V	2




10 Differential Signals AC Input Parameters Tests

Table 72 Differential Input AC Logic Level (DDR2-1066)	66)
--	-----

Symbol	Parameter	Min	Max	Units	Notes
V _{IX(AC)}	AC differential cross point voltage	0.5 * V _{DDQ} - 0.175	0.5 * V _{DDQ} + 0.175	V	2

Figure 66 — Differential signal levels JEDEC Standard No. 208



Test References

See Table 22 - Differential Input AC Logic Level in the *JEDEC Standard JESD79-2E* and Table 22 - Differential Input AC Logic Level in the *JESD208*.

PASS Condition

The measured crossing point value for the differential test signals pair should be within the conformance limits of $V_{IX(AC)}$ value.

Measurement Algorithm

For PUT is DQS and \overline{DQS} :

- 1 Obtain sample or acquire data waveforms.
- **2** Use Subtract FUNC to generate the differential waveform from the two source inputs.
- 3 Split read and write bursts of the acquired signal.
- 4 Take the first valid WRITE burst found.
- 5 Find all differential DQS crossings that cross 0V.
- **6** Use VTIME to get the actual crossing point voltage value by using the timestamp obtained.
- 7 Determine the worst result from the set of $V_{IX(AC)}$ measured.

For PUT is CLK and $\overline{\text{CLK}}$:

- 1 Obtain sample or acquire data waveforms.
- **2** Use Subtract FUNC to generate the differential waveform from the two source inputs.

- 3 Find the first 10 differential CLK crossing that cross 0V.
- **4** Use VTIME to get the actual crossing point voltage value by using the timestamp obtained.
- ${\bf 5}~$ Determine the worst result from the set of $V_{IX(AC)}$ measured.

V_{IHdiff(AC)} Test Method of Implementation

AC Input Parameter Tests can be divided into four subtests: $V_{IHdiff(AC)}$ test, $V_{IHdiff(AC)}$ test, and $V_{ILdiff(DC)}$ test.

V_{IHdiff(AC)} - Differential AC Input Logic High Voltage.

The purpose of this test is to verify that the high level voltage value of the test signal within a valid sampling window must be within the conformance limit of the $V_{IHdiff(AC)}$ value as specified in the JEDEC specification.

The value of V_{REF} (which directly affects the conformance limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{REF} .

The value of $V_{\rm IH(AC)}$ (which directly affects the conformance limit) is set to 0.9V for Speed Grades from LPDDR2-200 to LPDDR2-400 or 0.82V for Speed Grades from LPDDR2-466 to LPDDR2-1066 for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of $V_{\rm IH(AC)}$.

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal) OR
- Clock Signal

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin only required if PUT is Data Strobe Signal

Test Definition Notes from the Specification

Table 73 LPDDR2 Differential AC and DC Input Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPD	Units	Notes	
		Min	Max	Min	Max		
V _{IHdiff(AC)}	Differential input high AC	2 x (V _{IH(AC)} - V _{REF})	Note 3	2 x (V _{IH(AC)} - V _{REF})	Note 3	V	2

Test References

See Table 77 - Differential AC and DC Input Levels in the JESD209-2B.

PASS Condition

The worst measured $V_{IHdiff(AC)}$ shall be within the specification limit.

Measurement Algorithm

If PUT is Strobe:

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- **3** Find all valid Strobe positive pulses in this burst. A valid Strobe positive pulse starts at the 0V crossing on a valid Strobe rising edge and ends at the 0V crossing on the following valid Strobe falling edge.
- **5** Continue the previous step for the rest of the valid Strobe positive pulses that were found in the burst.
- $\boldsymbol{6}$ Determine the worst result from the set of $V_{IHdiff(AC)}$ measured.

If PUT is Clock:

- **1** Pre-condition the oscilloscope.
- 2 Trigger on a rising edge of the clock signal under test.
- **3** Find all valid Clock positive pulses in the entire waveform. A valid Clock positive pulse starts at the 0V crossing on a valid Clock rising edge and ends at the 0V crossing on the following valid Clock falling edge.
- **4** For the first valid Clock positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform the VTOP

measurement. Take the VTOP measurement result as the $V_{IHdiff(AC)}$ value.

- **5** Continue the previous step for the rest of the valid Clock positive pulses that were found in the entire waveform.
- $\boldsymbol{6}$ Determine the worst result from the set of $V_{IHdiff(AC)}$ measured.

V_{IHdiff(DC)} Test Method of Implementation

AC Input Parameter Tests can be divided into four subtests: $V_{IHdiff(AC)}$ test, $V_{IHdiff(AC)}$ test, and $V_{ILdiff(DC)}$ test.

V_{IHdiff(DC)} - Differential DC Input Logic High Voltage.

The purpose of this test is to verify that the high level voltage value of the test signal within a valid sampling window must be within the conformance limit of the $V_{IHdiff(DC)}$ value as specified in the JEDEC specification.

The value of V_{REF} (which directly affects the conformance limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{REF} .

The value of $V_{\rm IH(DC)}$ (which directly affects the conformance limit) is set to 0.8V for Speed Grades from LPDDR2-200 to LPDDR2-400 or 0.73V for Speed Grades from LPDDR2-466 to LPDDR2-1066 for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of $V_{\rm IH(DC)}$.

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal) OR
- Clock Signal

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin only required if PUT is Data Strobe Signal

Test Definition Notes from the Specification

 Table 74
 LPDDR2 Differential AC and DC Input Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPD	Units	Notes	
		Min	Max	Min	Max		
V _{IHdiff(DC)}	Differential input high DC	2 x (V _{IH(DC)} - V _{REF})	Note 3	2 x (V _{IH(DC)} - V _{REF})	Note 3	V	1

Test References

See Table 77 - Differential AC and DC Input Levels in the JESD209-2B.

PASS Condition

The worst measured $V_{IHdiff(DC)}$ shall be within the specification limit.

Measurement Algorithm

If PUT is Strobe:

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- **3** Find all valid Strobe positive pulses in this burst. A valid Strobe positive pulse starts at the 0V crossing on a valid Strobe rising edge and ends at the 0V crossing on the following valid Strobe falling edge.
- 4 For the first valid Strobe positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform the VTOP measurement. Take the VTOP measurement result as the $V_{IHdiff(DC)}$ value.
- **5** Continue the previous step for the rest of the valid Strobe positive pulses that were found in the burst.
- $\boldsymbol{6}$ Determine the worst result from the set of $V_{IHdiff(DC)}$ measured.

If PUT is Clock:

- **1** Pre-condition the oscilloscope.
- 2 Trigger on a rising edge of the clock signal under test.
- **3** Find all valid Clock positive pulses in the entire waveform. A valid Clock positive pulse starts at the 0V crossing on a valid Clock rising edge and ends at the 0V crossing on the following valid Clock falling edge.
- **4** For the first valid Clock positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform the VTOP

measurement. Take the VTOP measurement result as the $V_{IHdiff(DC)}$ value.

- **5** Continue the previous step for the rest of the valid Clock positive pulses that were found in the entire waveform.
- $\boldsymbol{6}$ Determine the worst result from the set of $V_{IHdiff(DC)}$ measured.

V_{ILdiff(AC)} Test Method of Implementation

AC Input Parameter Tests can be divided into four subtests: $V_{IHdiff(AC)}$ test, $V_{IHdiff(AC)}$ test, and $V_{ILdiff(DC)}$ test.

V_{ILdiff(AC)} - Differential AC Input Logic Low Voltage.

The purpose of this test is to verify that the low level voltage value of the test signal within a valid sampling window must be within the conformance limit of the $V_{ILdiff(AC)}$ value as specified in the JEDEC specification.

The value of V_{REF} (which directly affects the conformance limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{REF} .

The value of $V_{IL(AC)}$ (which directly affects the conformance limit) is set to 0.3V for Speed Grades from LPDDR2-200 to LPDDR2-400 or 0.38V for Speed Grades from LPDDR2-466 to LPDDR2-1066 for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of $V_{IL(AC)}$.

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal) OR
- Clock Signal

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin only required if PUT is Data Strobe Signal

Test Definition Notes from the Specification

Table 75 LPDDR2 Differential AC and DC Input Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
V _{ILdiff(AC)}	Differential input low AC	Note 3	2 x (V _{REF} - V _{IL(AC)})	Note 3	2 x (V _{REF} - V _{IL(AC)})	V	2

Test References

See Table 77 - Differential AC and DC Input Levels in the JESD209-2B.

PASS Condition

The worst measured $V_{ILdiff(AC)}$ shall be within the specification limit.

Measurement Algorithm

If PUT is Strobe:

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- **3** Find all valid Strobe negative pulses in this burst. A valid Strobe negative pulse starts at the 0V crossing on a valid Strobe falling edge and ends at the 0V crossing on the following valid Strobe rising edge.
- **5** Continue the previous step for the rest of the valid Strobe negative pulses that were found in the burst.
- $\boldsymbol{6}$ Determine the worst result from the set of $V_{ILdiff(AC)}$ measured.

If PUT is Clock:

- **1** Pre-condition the oscilloscope.
- 2 Trigger on a rising edge of the clock signal under test.
- **3** Find all valid Clock negative pulses in the entire waveform. A valid Clock negative pulse starts at the 0V crossing on a valid Clock falling edge and ends at the 0V crossing on the following valid Clock rising edge.
- **4** For the first valid Clock negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform the VBASE

measurement. Take the VBASE measurement result as the $V_{\rm ILdiff(AC)}$ value.

- **5** Continue the previous step for the rest of the valid Clock negative pulses that were found in the entire waveform.
- $\boldsymbol{6}$ Determine the worst result from the set of $V_{ILdiff(AC)}$ measured.

V_{ILdiff(DC)} Test Method of Implementation

AC Input Parameter Tests can be divided into four subtests: $V_{IHdiff(AC)}$ test, $V_{IHdiff(DC)}$ test, $V_{ILdiff(AC)}$ test, and $V_{ILdiff(DC)}$ test.

V_{ILdiff(DC)} - Differential DC Input Logic Low Voltage.

The purpose of this test is to verify that the low level voltage value of the test signal within a valid sampling window must be within the conformance limit of the $V_{ILdiff(DC)}$ value as specified in the JEDEC specification.

The value of V_{REF} (which directly affects the conformance limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{REF} .

The value of $V_{\rm IL(DC)}$ (which directly affects the conformance limit) is set to 0.4V for Speed Grades from LPDDR2-200 to LPDDR2-400 or 0.47V for Speed Grades from LPDDR2-466 to LPDDR2-1066 for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of $V_{\rm IL(AC)}$.

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal) OR
- Clock Signal

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin only required if PUT is Data Strobe Signal

Test Definition Notes from the Specification

 Table 76
 LPDDR2 Differential AC and DC Input Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
V _{ILdiff(DC)}	Differential input low DC	Note 3	2 x (V _{REF} - V _{IL(DC)})	Note 3	2 x (V _{REF} - V _{IL(DC)})	V	1

Test References

See Table 77 - Differential AC and DC Input Levels in the JESD209-2B.

PASS Condition

The worst measured $V_{ILdiff(DC)}$ shall be within the specification limit.

Measurement Algorithm

If PUT is Strobe:

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- **3** Find all valid Strobe negative pulses in this burst. A valid Strobe negative pulse starts at the 0V crossing on a valid Strobe falling edge and ends at the 0V crossing on the following valid Strobe rising edge.
- 4 For the first valid Strobe negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform the VBASE measurement. Take the VBASE measurement result as the $V_{ILdiff(DC)}$ value.
- **5** Continue the previous step for the rest of the valid Strobe negative pulses that were found in the burst.
- $\boldsymbol{6}$ Determine the worst result from the set of $V_{ILdiff(DC)}$ measured.


If PUT is Clock:

- **1** Pre-condition the oscilloscope.
- 2 Trigger on a rising edge of the clock signal under test.
- **3** Find all valid Clock negative pulses in the entire waveform. A valid Clock negative pulse starts at the 0V crossing on a valid Clock falling edge and ends at the 0V crossing on the following valid Clock rising edge.
- **4** For the first valid Clock negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform the VBASE

measurement. Take the VBASE measurement result as the $V_{\rm ILdiff(DC)}$ value.

- **5** Continue the previous step for the rest of the valid Clock negative pulses that were found in the entire waveform.
- $\pmb{6}$ Determine the worst result from the set of $V_{ILdiff(DC)}$ measured.

10 Differential Signals AC Input Parameters Tests



11

N5413B DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation

Differential Signal AC Output Parameters Tests

Probing for Differential Signals AC Output Parameters Tests 190
VOX , AC Differential Output Cross Point Voltage - Test Method of Implementation 192
SRQdiffR(40ohm) Test Method of Implementation 194
SRQdiffF(40ohm) Test Method of Implementation 196
SRQdiffR(60ohm) Test Method of Implementation 198
SRQdiffF(60ohm) Test Method of Implementation 200
VOHdiff(AC) Test Method of Implementation 204

This section provides the Methods of Implementation (MOIs) for Differential Signals AC Output tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

Probing for Differential Signals AC Output Parameters Tests

When performing Differential Signals AC Input Parameters tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for Differential Signals AC Output Parameters tests may look similar to below diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.




Figure 18 Probing for Differential Signals AC Output Parameters Tests with Three Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 18 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 451.

Test Procedure

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 39.
- 2 Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is attached. This software will perform test on all the unused RAM on the

system by producing repetitive burst of read-write data signals to the DDR2/LPDDR2 memory.

- **3** Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- **6** Select the Speed Grade options. For Differential Signals AC Output Parameters Tests that support DDR2, you can select any DDR2 speed grade within the selection. For Differential Signals AC Output Parameters Tests that support LPDDR2, you can select any LPDDR2 speed grade within the selection. To see the LPDDR2 Speed Grades, check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 19 Selecting Differential Signals AC Output Parameters Tests

9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

$V_{\text{OX}\,\text{,}}$ AC Differential Output Cross Point Voltage - Test Method of Implementation

The purpose of this test is to verify the crossing point of the output differential test signals pair is within the conformance limits of the $V_{OX(AC)}$ as specified in the JEDEC specification.

The value of V_{DDQ} which directly affects the conformance lower limit is set to 1.8V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of V_{DDQ} .

Signals of Interest

Mode Supported: DDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

• Data Strobe Signal (supported by Data Signal)


Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin a corresponding DQ signal

Test Definition Notes from the Specification

 Table 77
 Differential AC Output Parameters

Symbol	Parameter	Min	Max	Units	Notes
V _{OX(AC)}	AC differential cross point voltage	0.5 * V _{DDQ} - 0.125	0.5 * V _{DDQ} + 0.125	v	1




Symbol	Parameter	Min	Max	Units	Notes
V _{OX(AC)}	AC differential cross point voltage	0.5 * V _{DDQ} - 0.125	0.5 * V _{DDQ} + 0.125	V	1

Table 78 Differential AC Output Parameters (DDR2-1066)

Figure 66 — Differential signal levels

JEDEC Standard No. 208



Test References

See Table 23 - Differential AC Output Logic Level in the *JEDEC Standard JESD79-2E* and Table 23 - Differential AC Output Logic Level in the *JESD208*.

PASS Condition

The measured crossing point value for the differential test signals pair should be within the conformance limits of $V_{OX(AC)}$ value.

- 1 Obtain sample or acquire data waveforms.
- **2** Use Subtract FUNC to generate the differential waveform from the two source inputs.
- **3** Split read and write bursts of the acquired signal.
- 4 Take the first valid READ burst found.
- 5 Find all differential DQS crossings that cross 0V.
- **6** Use VTIME to get the actual crossing point voltage value by using the timestamp obtained.
- 7 Determine the worst result from the set of $V_{OX(AC)}$ measured.

SRQdiffR(40ohm) Test Method of Implementation

AC Output Parameter Tests can be divided into six subtests: SRQdiffR(40ohm) test, SRQdiffF(40ohm) test, SRQdiffR(60ohm) test, SRQdiffF(60ohm) test, $V_{OHdiff(AC)}$ test, and $V_{OLdiff(AC)}$ test.

SRQdiffR(40ohm) - Differential Output Rising Slew Rate (40ohms).

The purpose of this test is to verify that the differential rising slew rate value of the test signal must be within the conformance limit of the SRQdiff value as specified in the JEDEC specification.

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

• Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT Data Strobe Signals
- Supporting Pin Data Signals

Test Definition Notes from the Specification

 Table 79
 LPDDR2 Output Slew Rate (differential)

Parameter	Symbol	LPDDR2-1066 to LPDDR2-200		Units
		Min	Max	
Single-ended Output Slew Rate (RON = 40ohms +/- 30%)	SRQdiff	3.0	7.0	V/ns

Test References

See Table 87 - Output Slew Rate (differential) in the JESD209-2B.

PASS Condition

The worst measured SRQdiffR shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.

- 3 Find all valid Strobe rising edges in this burst. A valid Strobe rising edge starts at the $V_{OLdiff(AC)}$ crossing and ends at the following $V_{OHdiff(AC)}$ crossing.
- 4 For all valid Strobe rising edges, find the transition time, T_R , which is the time that starts at the $V_{OLdiff(AC)}$ crossing and ends at the following $V_{OHdiff(AC)}$ crossing. Then calculate SRQdiffR = $[V_{OHdiff(AC)} V_{OLdiff(AC)}]/T_R$.
- 5 Determine the worst result from the set of SRQdiffR measured.

SRQdiffF(40ohm) Test Method of Implementation

AC Output Parameter Tests can be divided into six subtests: SRQdiffR(40ohm) test, SRQdiffF(40ohm) test, SRQdiffR(60ohm) test, SRQdiffF(60ohm) test, $V_{OHdiff(AC)}$ test, and $V_{OLdiff(AC)}$ test.

SRQdiffF(40ohm) - Differential Output Falling Slew Rate (40ohms).

The purpose of this test is to verify that the differential falling slew rate value of the test signal must be within the conformance limit of the SRQdiff value as specified in the JEDEC specification.

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

• Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT Data Strobe Signals
- Supporting Pin Data Signals

Test Definition Notes from the Specification

 Table 80
 LPDDR2 Output Slew Rate (differential)

Parameter	Symbol	LPDDR2-1066 to LPDDR2-200		Units
		Min	Max	
Differential Output Slew Rate (RON = 40ohms +/- 30%)	SRQdiff	3.0	7.0	V/ns

Test References

See Table 87 - Output Slew Rate (differential) in the JESD209-2B.

PASS Condition

The worst measured SRQdiffF shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.

- 3 Find all valid Strobe falling edges in this burst. A valid Strobe falling edge starts at the $V_{OHdiff(AC)}$ crossing and ends at the following $V_{OLdiff(AC)}$ crossing.
- **4** For all valid Strobe falling edges, find the transition time, T_R , which is the time that starts at the $V_{OHdiff(AC)}$ crossing and ends at the following $V_{OLdiff(AC)}$ crossing. Then calculate SRQdiffF = $[V_{OHdiff(AC)} V_{OLdiff(AC)}]/T_R$.
- 5 Determine the worst result from the set of SRQdiffF measured.

SRQdiffR(60ohm) Test Method of Implementation

AC Output Parameter Tests can be divided into six subtests: SRQdiffR(40ohm) test, SRQdiffF(40ohm) test, SRQdiffR(60ohm) test, SRQdiffF(60ohm) test, $V_{OHdiff(AC)}$ test, and $V_{OLdiff(AC)}$ test.

SRQdiffR(60ohm) - Differential Output Rising Slew Rate (60ohms).

The purpose of this test is to verify that the differential rising slew rate value of the test signal must be within the conformance limit of the SRQdiff value as specified in the JEDEC specification.

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

• Data Strobe Signals (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT Data Strobe Signals
- Supporting Pin Data Signals

Test Definition Notes from the Specification

 Table 81
 LPDDR2 Output Slew Rate (differential)

Parameter	Symbol	LPDDR2-1066 to LPDDR2-200		Units
		Min	Max	
Differential Output Slew Rate (RON = 60ohms +/- 30%)	SRQdiff	2.0	5.0	V/ns

Test References

See Table 87 - Output Slew Rate (differential) in the JESD209-2B.

PASS Condition

The worst measured SRQdiffR shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.

- 3 Find all valid Strobe rising edges in this burst. A valid Strobe rising edge starts at the $V_{OLdiff(AC)}$ crossing and ends at the following $V_{OHdiff(AC)}$ crossing.
- 4 For all valid Strobe rising edges, find the transition time, T_R , which is the time that starts at the $V_{OLdiff(AC)}$ crossing and ends at the following $V_{OHdiff(AC)}$ crossing. Then calculate SRQdiffR = $[V_{OHdiff(AC)} V_{OLdiff(AC)}]/T_R$.
- 5 Determine the worst result from the set of SRQdiffR measured.

SRQdiffF(60ohm) Test Method of Implementation

AC Output Parameter Tests can be divided into six subtests: SRQdiffR(40ohm) test, SRQdiffF(40ohm) test, SRQdiffR(60ohm) test, SRQdiffF(60ohm) test, $V_{OHdiff(AC)}$ test, and $V_{OLdiff(AC)}$ test.

SRQdiffF(60ohm) - Differential Output Falling Slew Rate (60ohms).

The purpose of this test is to verify that the differential falling slew rate value of the test signal must be within the conformance limit of the SRQdiff value as specified in the JEDEC specification.

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

• Data Strobe Signals (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT Data Strobe Signals
- Supporting Pin Data Signals

Test Definition Notes from the Specification

 Table 82
 LPDDR2 Output Slew Rate (differential)

Parameter	Symbol	LPDDR2-1066 to LPDDR2-200		Units
		Min	Max	
Differential Output Slew Rate (RON = 60ohms +/- 30%)	SRQdiff	2.0	5.0	V/ns

Test References

See Table 87 - Output Slew Rate (differential) in the JESD209-2B.

PASS Condition

The worst measured SRQdiffF shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.

- 3 Find all valid Strobe falling edges in this burst. A valid Strobe falling edge starts at the $V_{OHdiff(AC)}$ crossing and ends at the following $V_{OLdiff(AC)}$ crossing.
- **4** For all valid Strobe falling edges, find the transition time, T_R , which is the time that starts at the $V_{OHdiff(AC)}$ crossing and ends at the following $V_{OLdiff(AC)}$ crossing. Then calculate SRQdiffF = $[V_{OHdiff(AC)} V_{OLdiff(AC)}]/T_R$.
- 5 Determine the worst result from the set of SRQdiffF measured.

V_{OHdiff(AC)} Test Method of Implementation

AC Output Parameter Tests can be divided into six subtests: SRQdiffR(40ohm) test, SRQdiffF(40ohm) test, SRQdiffR(60ohm) test, SRQdiffF(60ohm) test, $V_{OHdiff(AC)}$ test, and $V_{OLdiff(AC)}$ test.

V_{OHdiff(AC)} - Differential AC Output Logic High Voltage.

The purpose of this test is to verify that the high level voltage value of the test signal within a valid sampling window must be within the conformance limit of the $V_{OHdiff(AC)}$ value as specified in the JEDEC specification.

The value of V_{DDQ} (which directly affects the conformance limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{DDQ} .

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

• Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT Data Strobe Signals
- Supporting Pin Data Signals

Test Definition Notes from the Specification

 Table 83
 LPDDR2 Differential AC and DC Output Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-200	Units	Notes
V _{OHdiff(AC)}	AC differential output high measurement level (for output SR)	0.25 x V _{DDQ}	V	

Test References

See Table 83 - Differential AC and DC Output Levels in the JESD209-2B.

PASS Condition

The worst measured $V_{OHdiff(AC)}$ shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- **3** Find all valid Strobe positive pulses in this burst. A valid Strobe positive pulse starts at the 0V crossing on a valid Strobe rising edge and ends at the 0V crossing on the following valid Strobe falling edge.
- 4 For the first valid positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform the VTOP measurement. Take the VTOP measurement result as the $V_{OHdiff(AC)}$ value.
- **5** Continue the previous step for the rest of the valid Strobe positive pulses that were found in the burst.
- **6** Determine the worst result from the set of $V_{OHdiff(AC)}$ measured.

V_{OLdiff(AC)} Test Method of Implementation

AC Output Parameter Tests can be divided into six subtests: SRQdiffR(40ohm) test, SRQdiffF(40ohm) test, SRQdiffR(60ohm) test, SRQdiffF(60ohm) test, $V_{OHdiff(AC)}$ test, and $V_{OLdiff(AC)}$ test.

V_{OLdiff(AC)} - Differential AC Output Logic Low Voltage.

The purpose of this test is to verify that the low level voltage value of the test signal within a valid sampling window must be within the conformance limit of the $V_{OLdiff(AC)}$ value as specified in the JEDEC specification.

The value of V_{DDQ} (which directly affects the conformance limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{DDQ} .

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

• Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT Data Strobe Signals
- Supporting Pin Data Signals

Test Definition Notes from the Specification

Table 84 LPDDR2 Differential AC and DC Output Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-200	Units	Notes
V _{OLdiff(AC)}	AC differential output low measurement level (for output slew rate)	-0.25 x V _{DDQ}	V	

Test References

See Table 83 - Output Slew Rate (differential) in the JESD209-2B.

PASS Condition

The worst measured V_{OLdiff(AC)} shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- **3** Find all valid Strobe negative pulses in this burst. A valid Strobe negative pulse starts at the 0V crossing on a valid Strobe falling edge and ends at the 0V crossing on the following valid Strobe rising edge.
- 4 For the first valid negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform the VBASE measurement. Take the VBASE measurement result as the $V_{OLdiff(AC)}$ value.
- **5** Continue the previous step for the rest of the valid Strobe negative pulses that were found in the burst.
- $\boldsymbol{6}$ Determine the worst result from the set of $V_{OLdiff(AC)}$ measured.

11 Differential Signal AC Output Parameters Tests



N5413B DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation

12 Differential Signals Clock Cross Point Voltage Tests

Probing for Differential Signals Clock Cross Point Voltage Tests 208 VIXCA, Clock Cross Point Voltage - Test Method of Implementation 210

This section provides the Methods of Implementation (MOIs) for Differential Signals Clock Cross Point Voltage tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

Probing for Differential Signals Clock Cross Point Voltage Tests

When performing the Differential Signals Clock Cross Point Voltage tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for the Differential Signals AC Input Parameters tests may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.




Figure 20 Probing for Differential Signals Clock Cross Point Voltage Tests with Three Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 20 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 451.

Test Procedure

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 39.
- 2 Ensure that the RAM reliability test software is running on the computer system where the LPDDR2 Device Under Test (DUT) is

attached. This software will perform test on all unused RAM on the system by producing repetitive burst of read-write data signals to the LPDDR2 memory.

- **3** Connect the differential solder-in probe head to the PUTs on the LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- **5** In the DDR2(+LP) Test application, click the Set Up tab.
- **6** Select the Speed Grade options. For Differential Signals Clock Cross Point Voltage Tests, you can select any LPDDR2 speed grade within the selection. To see the LPDDR2 Speed Grades, check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 21 Selecting Differential Signals Clock Cross Point Voltage Tests

9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

VIXCA, Clock Cross Point Voltage - Test Method of Implementation

The purpose of this test is to verify the crossing point voltage value of the input differential Clock signals pair is within the conformance limits of the V_{IXCA} as specified in the JEDEC specification.

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

• Clock Signal

Signals required to perform the test on the oscilloscope:

• Pin Under Test, PUT - Clock Signals

Test Definition Notes from the Specification

Table 85	Cross Point Voltage	for Differential	Input Signals	(CK, DQS)

Symbol	Parameter	LPDDR2-1066	DDR2-1066 to LPDDR2-200		Notes
		Min	Max		
V _{IXCA}	Differential input cross point voltage relative to V _{DDCA} /2 for CK_t, CK_c	-120	120	mV	1,2

Test References

See Table 80 - Cross Point Voltage for Differential Input Signals (CK, DQS) in the *JESD209-2B*.

PASS Condition

The measured crossing point value for the differential Clock signals pair should be within the conformance limits of V_{IXCA} value.

- **1** Obtain sample or acquire data waveforms.
- **2** Use Subtract FUNC to generate the differential waveform from the two source inputs.
- 3 Find the first 10 differential CLK crossing that cross 0V.

- **4** Use VTIME to get the actual crossing point voltage value by using the timestamp obtained.
- ${\bf 5}~$ Determine the worst result from the set of V_{IXCA} measured.

12 Differential Signals Clock Cross Point Voltage Tests



N5413B DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation


13 Differential Signals Strobe Cross Point Voltage Tests

Probing for Differential Signals Strobe Cross Point Voltage Tests 214 VIXDQ, Strobe Cross Point Voltage - Test Method of Implementation 216

This section provides the Methods of Implementation (MOIs) for Differential Signals Strobe Cross Point Voltage tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

Probing for Differential Signals Strobe Cross Point Voltage Tests

When performing the Differential Signals Strobe Cross Point Voltage tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for the Differential Signals AC Input Parameters tests may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.



InfiniiMax solder-in probes

Figure 22 Probing for Differential Signals Strobe Cross Point Voltage Tests with Three Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 22 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 451.

Test Procedure

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 39.
- 2 Ensure that the RAM reliability test software is running on the computer system where the LPDDR2 Device Under Test (DUT) is

attached. This software will perform test on all unused RAM on the system by producing repetitive burst of read-write data signals to the LPDDR2 memory.

- **3** Connect the differential solder-in probe head to the PUTs on the LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- **6** Select the Speed Grade options. For Differential Signals Strobe Cross Point Voltage Tests, you can select any LPDDR2 speed grade within the selection. To see the LPDDR2 Speed Grades, check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 23 Selecting Differential Signals Strobe Cross Point Voltage Tests

9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

V_{IXD0}, Strobe Cross Point Voltage - Test Method of Implementation

The purpose of this test is to verify the crossing point voltage value of the input differential Strobe signals pair is within the conformance limits of the V_{IXDQ} as specified in the JEDEC specification.

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

• Data Strobe Signals (supported by Data Signals)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT Data Strobe Signals
- Supported Pin Data Signals

Test Definition Notes from the Specification

Table 86 Cross Point Voltage for Differential Input Signals (CK, DQS)

Symbol	Parameter	LPDDR2-1066 to LPDDR2-200		Units	Notes
		Min	Max		
VIXDQ	Differential input cross point voltage relative to V _{DDCA} /2 for CK_t, CK_c	-120	120	mV	1,2

Test References

See Table 80 - Cross Point Voltage for Differential Input Signals (CK, DQS) in the *JESD209-2B*.

PASS Condition

The measured crossing point value for the differential Strobe signals pair should be within the conformance limits of $V_{\rm IXDQ}$ value.

- 1 Obtain sample or acquire data waveforms.
- **2** Use Subtract FUNC to generate the differential waveform from the two source inputs.
- **3** Split read and write bursts of the acquired signal.

- 4 Take the first valid WRITE burst found.
- 5 Find all differential DQS crossings that cross 0V.
- **6** Use VTIME to get the actual crossing point voltage value by using the timestamp obtained.
- 7~ Determine the worst result from the set of $V_{\rm IXDQ}$ measured.

13 Differential Signals Strobe Cross Point Voltage Tests



N5413B DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation

Clock Timing (CT) Tests

Probing for Clock Timing Tests 220

14

- tAC, DQ Output Access Time from CK/CK# Test Method of Implementation 222
- tDQSCK, DQS Output Access Time from CK/CK# Test Method of Implementation 224
- tDQSCK (Low Power), DQS Output Access Time from CK_t, CK_c Test Method of Implementation 228
- tDVAC (Clock), Time Above VIHdiff(AC)/below VILdiff(AC) Test Method of Implementation 231

tQHS, Data Hold Skew Factor - Test Method of Implementation 234

This section provides the Methods of Implementation (MOIs) for Clock Timing tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.


NOTE

Both XYZ# and \overline{XYZ} are referring to compliment. Thus, CK# is the same as \overline{CK} .

14 Clock Timing (CT) Tests

Probing for Clock Timing Tests

When performing the Clock Timing tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for Clock Timing tests may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance Test application for the exact number of probe connections. Typically, you need minimum three probe connections to run the tests.



InfiniiMax solder-in probes

Figure 24 Probing for Clock Timing Tests with Three Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 24 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 451.

Test Procedure

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 39.
- 2 Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is attached. This software will perform test on all the unused RAM on the

system by producing repetitive burst of read-write data signals to the DDR2/LPDDR2 memory.

- **3** Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For Clock Timing Tests that support DDR2, you can select any speed grade within the selection: DDR2-400, DDR2-533, DDR2-667, DDR2-800, DDR2-1066. For tests that support LPDDR2, check the Low Power box to see the LPDDR2 Speed Grade options.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 25 Selecting Clock Timing Tests

9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

tAC, DQ Output Access Time from CK/CK# - Test Method of Implementation

The purpose of this test is to verify that the time interval from data output (DQ rising and falling edge) access time to the nearest rising or falling edge of the clock must be within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: DDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Clock Signal (CK as Reference Signal)

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQ signals from different rank of memory.)

- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS (optional)

 Table 87
 Timing Parameters by Speed Grade (DDR2-400 and DDR-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2	-533	Units	Specific
		Min	Max	Min	Max		Notes
DQ output access time from CK/CK	tAC	-600	+600	-500	+500	ps	

Parameter	Symbol	DDR2	-667	DDR2	-800		Specific
		Min Max I		Min	Max		Notes
DQ output access time from CK/\overline{CK}	tAC	-450	450	-400	400	ps	40

Table 88	Timing Parameters	by Speed Grade	(DDR2-1066)
----------	--------------------------	----------------	-------------

Parameter	Symbol	DDR2-	DDR2-1066 l		Specific
		Min	Max		Notes
DQ output access time from CK/CK	tAC	-350	350	ps	35

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the $J\!ESD208$.

PASS Condition

The worst measured tAC shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid rising and falling DQ crossings at V_{REF} in the burst.
- **4** For all DQ crossings found, locate the nearest rising Clock crossing at 0V.
- **5** Take the time difference from DQ crossing to the corresponding Clock crossing as the tAC.
- **6** Determine the worst result from the set of tAC measured.

tDQSCK, DQS Output Access Time from CK/CK# - Test Method of Implementation

The purpose of this test is to verify that the time interval from the data strobe output (DQS rising and falling edge) access time to the nearest rising or falling edge of the clock is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: DDR2, for LPDDR2, refer to tDQSCK Test (Low Power)

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- Clock Signal (CK as Reference Signal)

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQ signals from different rank of memory.)

- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS (optional)


 Table 89
 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2	DDR2-400		-533		Specific
		Min	Max	Min	Max		Notes
DQS output access time from CK/CK	tDQSCK	-500	+500	-450	+450	ps	

Parameter	Symbol	DDR2	-667	DDR2	-800		Specific
		Min	Max	Min	Max		Notes
DQS output access time from CK/\overline{CK}	tDQSCK	-400	400	-350	350	ps	40

Figure 33 — Burst read operation: RL = 5 (AL = 2, CL = 3, BL = 4)

JEDEC Standard No. 79-2E








Figure 34 — Burst read operation: RL = 3 (AL = 0 and CL = 3, BL = 8) JEDEC Standard No. 79-2E

14 **Clock Timing (CT) Tests**

 Table 90
 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-	1066 Units		Specific	
		Min	Max		Notes	
DQS output access time from CK/CK	tDQSCK	-325	325	ps	35	





Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the JEDEC Standard JESD79-2E.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

PASS Condition

The worst measured tDQSCK shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- ${\bf 3}~$ Find all valid rising and falling DQS crossings at $V_{\rm REF}$ in the said burst.
- **4** For all DQS crossings found, locate the nearest rising Clock crossing at 0V.
- 5 Take the time difference from DQS crossing to the corresponding Clock crossing as the tDQSCK
- 6 Determine the worst result from the set of tDQSCK measured.

tDQSCK (Low Power), DQS Output Access Time from CK_t, CK_c - Test Method of Implementation

The purpose of this test is to verify that the time interval from the data strobe output's (DQS rising edge) first rising edge to the rising edge of the clock that is before the nearest rising edge of the clock delayed *tDQSCK Delay* cycles, is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: LPDDR2, for DDR2, refer to tDQSCK Test

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- Clock Signal (CK as Reference Signal)


Optional signal(s):

• Chip Select Signal (this signal is used to separate DQS signals from different rank of memory.)

- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS (optional)

Table 91 LPDDR2 AC Timing Table

Parameter													Unit	
		max	t _{CK}	1066	933	800	667	533	466 ^{*5}	400	333	266* ⁵	200* ⁵	
Read Parameters* ¹⁴														
	tDQSCK	min						2	500					ps
access time from CK_t/CK_c		max						5	500					






Figure 24 — Data output (read) timing (t_{DQSCKmin})

Test References

See Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

PASS Condition

The measured tDQSCK should be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- $3\,$ Find all DQS middle cross points at $V_{\rm REF}$ in the burst.
- 4 Find all Clock middle cross points at V_{REF} in the burst.
- **5** Find the first DQS rising edge in the READ burst by searching for the earliest rising cross point among all the DQS middle cross points. Take the first DQS rising edge as the tDQSCK strobe point.
- **6** Find the closest Clock-DQS (the Clock rising middle crossing point that is closest to the first DQS rising edge).
- 7 Find the tDQSCK clock point. It is the Clock middle crossing point right before the closest Clock-DQS at tDQSCK Delay (cycle). By default, tDQSCK Delay is one cycle. For example, if tDQSCK Delay = 1, then the tDQSCK clock point is the Clock middle crossing point right before the closest Clock-DQS. If tDQSCK Delay = 3, then the tDQSCK clock point is the Clock middle crossing point three clock cycles before the closest Clock-DQS. tDQSCK Delay is configurable in the configuration page.
- 8 Compare the tDQSCK strobe point to the tDQSCK clock point as the test result. Mathematically, test result = tDQSCK strobe point tDQSCK clock point.
- **9** Display the test result by going to the measurement location on the waveform and locate the marker to tDQSCK strobe point and tDQSCK clock point.
- 10 Compare the test result against the compliance test limit.

tDVAC (Clock), Time Above $V_{IHdiff(AC)}/\text{below }V_{ILdiff(AC)}$ - Test Method of Implementation

The purpose of this test is to verify that the time the clock signal is above $V_{IHdiff}(AC)$ and below $V_{ILdiff}(AC)$ must be within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: READ or WRITE

Signal(s) of Interest:

• Clock Signals

Signals required to perform the test on the oscilloscope:

• Clock Signal, CK

Slew Rate	tDVAC [ps] @ V _{IH/Ldiff(AC)} = 440 mV	tDVAC [ps] @ V _{IH/Ldiff(AC)} = 600 mV
	min	min
> 4.0	175	75
4.0	170	57
3.0	167	50
2.0	163	38
1.8	162	34
1.6	161	29
1.4	159	22
1.2	155	13
1.0	150	0
< 1.0	150	0

 Table 92
 Allowed time before ringback (tDVAC) for CK_t-CK_s and DQS_t-DQS_c




Figure 108 — Definition of differential ac-swing and "time above ac-level" t_{DVAC}

Test References

See Table 78 - Allowed Time Before Ringback (tDVAC) for CK_t-CK_s and DQS_t-DQS_c in the *JESD209-2B*.

PASS Condition

The worst measured tDVAC(Clock) shall be within the specification limit.

- 1 Pre-condition the oscilloscope setting.
- 2 Trigger on rising edge of the clock signal under test.
- 3 Find all crossings on rising/falling edges of the signal under test that cross V_{ILdiff}(AC).
- 4 Find all crossings on rising/falling edges of the signal under test that cross $V_{IHdiff}(AC)$.
- 5 tDVAC(Clock) is the time interval starting from a rising $V_{IHdiff}(AC)$ crossing point and ending at the following falling $V_{IHdiff}(AC)$ crossing point.
- 6 tDVAC(Clock) is also the time interval starting from a falling $V_{ILdiff}(AC)$ crossing point and ending at the following rising $V_{ILdiff}(AC)$ crossing point.
- 7 Collect all tDVAC(Clock) results.
- 8 Determine the worst result from the set of tDVAC(Clock) measured.
- **9** Report the worst result from the set of tDVAC(Clock) measured. No compliance limit checking is performed for this test. You need to manually check the test status (pass/fail) of this test based upon the worst tDVAC(Clock) and slew rate reported.

tQHS, Data Hold Skew Factor - Test Method of Implementation

The purpose of this test is to verify that the time interval from the data output (DQ rising and falling edge) associated with a falling clock edge access time to the nearest falling edge of the clock must be within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Signals (supported by Data Strobe Signal)
- Clock Signal (CK as Reference Signal)

Optional Signal(s):

• Chip Select Signal (this signal is used to separate DQS signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS (*Optional)

Test Definition Notes from the Specification

 Table 93
 LPDDR2 AC Timing Table

Parameter Symbol min min LPDDR2													Unit	
		max	t _{CK}	1066	933	800	667	533	466 ^{*5}	400	333	266* ⁵	200* ⁵	
Read Parameters ^{*14}														
												ps		

Test References


See Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

PASS Condition

The worst measured tQHS shall be within the specification limit.

- 1 Acquire and split the read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all of the Data middle crossing points at V_{REF} in the burst.
- **4** For the first found Data middle crossing point, find the Clock middle crossing point that is closest to the first Data middle crossing point. If the closest clock crossing point is a falling edge then compare these two crossing points and store as a measurement result in a result list. If the closest clock crossing point is a rising edge then disregard the found points as measurement results.
- **5** Perform the previous step for the rest of the found Data middle crossing points.
- 6 Find the worst measurement among all values in the result list. Take the worst measurement as the test result.
- 7 Display the test result by going to the measurement location on the waveform and locate the marker to Data middle crossing point and Clock middle crossing point.
- 8 Compare the worst result against the compliance test limit.

14 Clock Timing (CT) Tests



N5413B DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation

Data Strobe Timing (DST) Tests

Probing for Data Strobe Timing Tests 239

15

- tHZ(DQ), DQ Out HIGH Impedance Time From CK/CK# Test Method of Implementation 241
- tLZ(DQS), DQS Low-Impedance Time from CK/CK# Test Method of Implementation 244
- tLZ(DQ), DQ Low-Impedance Time from CK/CK# Test Method of Implementation 247
- tDQSQ, DQS-DQ Skew for DQS and Associated DQ Signals Test Method of Implementation 250
- tQH, DQ/DQS Output Hold Time From DQS Test Method of Implementation 254
- tDQSS, DQS Latching Transition to Associated Clock Edge Test Method of Implementation 258
- tDQSH, DQS Input HIGH Pulse Width Test Method of Implementation 263
- tDQSL, DQS Input Low Pulse Width Test Method of Implementation 267
- tDSS, DQS Falling Edge to CK Setup Time Test Method of Implementation 271
- tDSH, DQS Falling Edge Hold Time from CK Test Method of Implementation 275
- tWPST, Write Postamble Test Method of Implementation 279
- tWPRE, Write Preamble Test Method of Implementation 283
- tRPRE, Read Preamble Test Method of Implementation 287
- tRPST, Read Postamble Test Method of Implementation 292
- tHZ(DQ) Test (Low Power), DQ Out HIGH Impedance Time From Clock -Test Method of Implementation 297
- tHZ(DQS) Test (Low Power), DQS Out HIGH Impedance Time From Clock -Test Method of Implementation 300
- tLZ(DQS) Test (Low Power), DQS Low-Impedance Time from Clock Test Method of Implementation 303
- tLZ(DQ) Test (Low Power), DQ Low-Impedance Time from Clock Test Method of Implementation 306
- tQSH, DQS Output High Pulse Width Test Method of Implementation 309
- tOSL, DQS Output Low Pulse Width Test Method of Implementation 312
- tDQSS Test (Low Power), DQS Latching Transition to Associated Clock Edge - Test Method of Implementation 315

tDVAC (Strobe), Time Above VIHdiff(AC)/below VILdiff(AC) - Test Method of Implementation 318

This section provides the Methods of Implementation (MOIs) for Data Strobe Timing tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

NOTE

Both XYZ# and \overline{XYZ} are referring to compliment. Thus, CK# is the same as \overline{CK} .

Probing for Data Strobe Timing Tests

When performing the Data Strobe Timing tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for Data Strobe Timing tests may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance Test application for the exact number of probe connections. Typically, you need minimum three probe connections to run the tests.




Figure 26 Probing for Data Strobe Timing Tests with Three Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 26 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 451.

Test Procedure

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 39.
- 2 Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is

attached. This software will perform test on all the unused RAM on the system by producing repetitive burst of read-write data signals to the DDR2/LPDDR2 memory.

- **3** Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- **5** In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For Clock Timing Tests that support DDR2, you can select any speed grade within the selection: DDR2-400, DDR2-533, DDR2-667, DDR2-800, DDR2-1066. To access the LPDDR2 Speed Grade options (for tests that support LPDDR2), check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 27 Selecting Data Strobe Timing Tests

9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

tHZ(DQ), DQ Out HIGH Impedance Time From CK/CK# - Test Method of Implementation

The purpose of this test is to verify that the time when the DQ is no longer driving (from HIGH state OR LOW state to the high impedance stage), to the clock signal crossing, is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: DDR2, for LPDDR2, refer to the tHZ(DQ) Test (Low Power)

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Clock Signal (CK as Reference Signal)

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)


- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS (optional)

Table 94 Timing Parameter By Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533			Specific
		Min Max		Min	Max		Notes
Data-out high-impedance time from CK/\overline{CK}	tHZ	x	tAC max	x	tAC max	ps	18

Parameter	Symbol	DDR2-667		DDR2-800			Specific	
		Min	Max	Min	Max		Notes	
Data-out high-impedance time from CK/\overline{CK}	tHZ	x	tAC max	x	tAC max	ps	18, 40	

Figure 97 — Method for calculating transitions and endpoints




JEDEC Standard No. 79-2E

Table 95	Timing Parameter	By Speed Grade	(DDR2-1066)
----------	------------------	----------------	-------------

Parameter	Symbol	DDR2-1066			Specific
		Min	Max		Notes
Data-out high-impedance time from CK/ \overline{CK}	tHZ	х	tAC max	ps	15,35

Figure 85 - Method for calculating transitions and endpoints



tl 7

tRPRE begin point

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

PASS Condition

The measured tHZ(DQ) shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- **3** Find tHZEndPoint(DQ) of the burst.
- 4 Find the nearest rising Clock crossing.
- 5 tHZ(DQ) is the time interval of the rising Clock edge's crossing point to the tHZEndPoint.
- **6** Report tHZ(DQ)

NOTE

Some designs do not have tri-state at V_{REF} (for example, 0.9V). This test is not guaranteed when this scenario happens, as there is no significant point of where the driver has been turned-off.

tLZ(DQS), DQS Low-Impedance Time from CK/CK# - Test Method of Implementation

The purpose of this test is to verify that the time when the DQS starts driving (from tri-state to HIGH/LOW state) to the clock signal crossing, is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: DDR2, for LPDDR2, refer to tLZ(DQS) Test (Low Power)

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- Clock Signal (CK as Reference Signal)

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)


- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS (optional)

 Table 96
 Timing Parameter By Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)


Parameter	Symbol	DDR2-400		DDR2	-533		Specific
		Min	Max	Min	Max		Notes
DQS/ (\overline{DQS}) low-impedance time from CK/ \overline{CK}	tLZ(DQS)	tAC min	tAC max	tAC min	tAC max	ps	18

Parameter	Symbol	DDR2-667		DDR2	-800		Specific
		Vin Max N		Min	Max		Notes
DQS/(\overline{DQS}) low-impedance time from CK/ \overline{CK}	tLZ(DQS)	tAC min	tAC max	tAC min	tAC max	ps	18, 40

Figure 97 — Method for calculating transitions and endpoints



JEDEC Standard No. 79-2E




tLZ,tRPRE begin point = 2 x T1 - T2

 Table 97
 Timing Parameter By Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066			Specific	
		Min	Max		Notes	
DQS/ (\overline{DQS}) low-impedance time from CK/ \overline{CK}	tLZ(DQS)	tAC min	tAC max	ps	15,35	

Figure 85 - Method for calculating transitions and endpoints



Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the $J\!ESD208$.

PASS Condition

The measured tLZ(DQS) shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- **3** Find tLZBeginPoint(DQS) of the burst.
- 4 Find the nearest Clock rising edge.
- 5 tLZ(DQS) is the time interval of the rising Clock edge's crossing point to the tLZBeginPoint(DQS).
- 6 Report tLZ(DQS)

tLZ(DQ), DQ Low-Impedance Time from CK/CK# - Test Method of Implementation

The purpose of this test is to verify that the time when the DQ starts driving (from high impedance state to HIGH/LOW state), to the clock signal crossing, is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: DDR2, for LPDDR2, refer to the tLZ(DQ) Test (Low Power)

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Clock Signal (CK as Reference Signal)

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS (optional)

 Table 98
 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-5	33		Specific
		Min	Max	Min	Max		Notes
DQ LOW impedance time from CK/CK	tLZ(DQ)	2 x tAC min	tAC max	2 x tAC min	tAC max	ps	18

Parameter	Symbol	DDR2-667		DDR2-8	00		Specific
		Min	Max	Min Max			Notes
DQ LOW impedance time from CK/CK	tLZ(DQ)	2 x tAC min	tAC max	2 x tAC min	tAC max	ps	18, 40

Figure 97 — Method for calculating transitions and endpoints





 Table 99
 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066			Specific
		Min	Max		Notes
DQ LOW impedance time from CK/CK	tLZ(DQ)	2 x tAC min	tAC max	ps	15,35

Figure 85 — Method for calculating transitions and endpoints



Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

PASS Condition

The measured tLZ(DQ) shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- **3** Find tLZBeginPoint(DQ) of the said burst.
- 4 Find the nearest Clock rising edge.
- 5 tLZ(DQ) is the time interval of the rising Clock edge's crossing point to the tLZBeginPoint(DQ).
- 6 Report tLZ(DQ)

tDQSQ, DQS-DQ Skew for DQS and Associated DQ Signals - Test Method of Implementation

The purpose of this test is to verify that the time interval from the data strobe output (DQS rising and falling edge) access time to the associated data (DQ rising and falling) signal is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: DDR2 and LPDDR2

Signal cycle of interest: READ

Signal(s) of Interest:

• Data Signal (supported by Data Strobe Signal)

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

- Data Signal, DQ
- Data Strobe Signal, DQS
- Chip Select Signal, CS (optional)

 Table 100 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533	}		Specific	
		Min	Max	Min	Max		Notes	
DQS-DQ skew for DQS and associated DQ signals	tDQSQ	x	350	x	300	ps	13	

Parameter	Symbol	DDR2-667		DDR2-800			Specific
		Min	Max	Min	Max		Notes
DQS-DQ skew for DQS and associated DQ signals	tDQSQ	x	240	-	200	ps	13




Figure 32 - Data output (read) timing





Figure 84 - Data output (read) timing

Table 101 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066			Specific
		Min	Max		Notes
DQS-DQ skew for DQS and associated DQ signals	tDQSQ	x	175	ps	11






Table 102 LPDDR2 AC Timing Table

Parameter Symbol min min LPDDR2												Unit		
		max	t _{CK}	1066	933	800	667	533	466 ^{*5}	400	333	266* ⁵	200* ⁵	
Read Parameters ^{*14}														
DQS-DQ skew tDQSQ max 200 220 240 280 340 370 400 500 600 700										ps				

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the $J\!ESD208$.

Also see Table 103 - LPDDR2 AC Timing Table in JESD209-2B.

PASS Condition

The worst measured tDQSQ shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- ${\bf 3}~$ Find all valid rising and falling DQ crossings at $V_{\rm REF}$ in the said burst.
- **4** For all DQ crossings found, locate the nearest DQS crossing (rising and falling).
- **5** Take the time difference from DQ crossing to DQS crossing as the tDQSQ.
- 6 Determine the worst result from the set of tDQSQ measured.

tQH, DQ/DQS Output Hold Time From DQS - Test Method of Implementation

The purpose of this test is to verify that the time interval from the data output hold time (DQ rising and falling edge) from the DQS (rising and falling edge) is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: DDR2 and LPDDR2

Signal cycle of interest: READ

Signal(s) of Interest:

• Data Signal (supported by Data Strobe Signal)

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

- Data Signal, DQ
- Data Strobe Signal, DQS
- Chip Select Signal, CS (optional)

 Table 103 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-4	100	DDR2-5	33		Specific
		Min	Vin Max N		Max		Notes
DQ/DQS output hold time from DQS	tQH	tHP-tQHS	x	tHP-tQHS	x	ps	

Parameter	Symbol	DDR2-6	67	DDR2-8	300		Spe-
		Min	Vin Max V		Max		cific Notes
DQ/DQS output hold time from DQS	tQH	tHP-tQHS	x	tHP-tQHS	x	ps	39




Figure 32 — Data output (read) timing





Table 104 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1	066		Specific	
		Min	Max		Notes	
DQ/DQS output hold time from DQS	tQH	tHP-tQHS	x	ps	34	






Table 105 LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LPI	DDR2					Unit
		max	t _{CK}	1066	933	800	667	533	466 ^{*5}	400	333	266* ⁵	200* ⁵	
Read Parameters* ¹⁴														
DQ/DQS output hold time from DQS	tΩH	min		t _{QHP} - t _{QHS}									ps	

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the $J\!ESD208$.

Also see Table 103 - LPDDR2 AC Timing Table in JESD209-2B.

PASS Condition

The worst measured tQH shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- ${\bf 3}~$ Find all valid rising and falling DQ crossings at $V_{\rm REF}$ in the said burst.
- **4** For all DQ crossings found, locate the nearest DQS rising/falling crossing.
- **5** Using the found DQS rising/falling crossing, locate the DQS rising/falling crossing prior to it.
- 6 Take the time difference from DQ crossing to DQS crossing as the tQH.
- 7 Determine the worst result from the set of tQH measured.

tDQSS, DQS Latching Transition to Associated Clock Edge - Test Method of Implementation

The purpose of this test is to verify that the time interval from the data strobe output (DQS falling edge) access time to the associated clock (crossing point) is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: DDR2, for LPDDR2, refer to the tDQSS Test (Low Power)

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- Clock Signal

Optional signal(s):


• Chip Select Signal (this signal is used to separate DQ signals from different rank of memory.)


- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS (optional)


Table 106 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-40	0	DDR2-53	3		Specific
	r	Min	Max	Min	Max		Notes
DQS latching rising transitions to associated clock edges	tDQSS	-0.25	0.25	-0.25	0.25	tCK	

Parameter	Symbol	DDR2-66	57	DDR2-18	0		Specific Notes	
		Min	Max	Min	Max			
DQS latching rising transitions to associated clock edges	tDQSS	-0.25	0.25	-0.25	0.25	tCK(avg)	30	







Data Mask Function, WL=3, AL=0, BL = 4 shown





Figure 44 — Write data mask

Table 107 Timing Parameters by	Speed Grade	(DDR2-1066)
---------------------------------------	-------------	-------------

Parameter	Symbol	DDR2-10	66		Specific	
		Min	Max		Notes	
DQS latching rising transitions to associated clock edges	tDQSS	-0.25	0.25	tCK(avg)	25	






Figure 36 — Write data mask

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

PASS Condition

The worst measured tDQSS shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQS crossings in the said burst.
- 4 For all DQS crossings found, locate the nearest Clock rising crossing.

15 Data Strobe Timing (DST) Tests

- **5** Take the time difference from DQS crossing to Clock crossing as the tDQSS.
- $\boldsymbol{6}$ Determine the worst result from the set of tDQSS measured.

tDQSH, DQS Input HIGH Pulse Width - Test Method of Implementation

The purpose of this test is to verify that the width of the high level of the data strobe signal is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

• Data Strobe Signal (supported by Data Signal)

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQ signals from different rank of memory.)

- Data Signal, DQ
- Data Strobe Signal, DQS
- Chip Select Signal, CS (optional)

 Table 108 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533			Specific
		Min Max		Min	Max		Notes
DQS input HIGH pulse width	tDQSH	0.35	x	0.35	x	tCK	

Parameter	Symbol	DDR2-667		DDR2-800			Specific
		Min Max M		Min	Max		Notes
DQS input HIGH pulse width	tDQSH	0.35	x	0.35	x	tCK(avg)	




Figure 38 — Data input (write) timing




Figure 83 — Data Input (Write) Timing

 Table 109 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-106	6		Specific	
		Min	Max		Notes	
DQS input HIGH pulse width	tDQSH	0.35	x	tCK(avg)		





Table 110 LPDDR2 AC Timing Table

Parameter	Symbol	min	min		LPDDR2									
		max	t _{CK}	1066	933	800	667	533	466 ^{*5}	400	333	266* ⁵	200* ⁵	
					Wri	ite Para	meters*	14						
DQS input high-level width	tDQSH	min						0.	4					t _{CK} (avg)






Figure 40 — Data input (write) timing

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

Also see Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

PASS Condition

The worst measured tDQSH shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising and falling DQS crossings in the said burst.
- **4** tDQSH is the time interval starting from a rising edge of the DQS and ending at the following falling edge.
- **5** Collect all tDQSH.
- 6 Determine the worst result from the set of tDQSH measured.

tDQSL, DQS Input Low Pulse Width - Test Method of Implementation

The purpose of this test is to verify that the width of the low level of the Data Strobe signal is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

• Data Strobe Signal (supported by Data Signal)

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

- Data Signal, DQ
- Data Strobe Signal, DQS
- Chip Select Signal, CS (optional)

 Table 111 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2	-400	DDR2	-533		Specific Notes
		Min	Max	Min	Max		
DQS input LOW pulse width	tDQSL	0.35	x	0.35	x	tCK	

Parameter	Symbol	DDR2	-667	DDR2-800			Specific
		Min	Max	Min	Max		Notes
DQS input LOW pulse width	tDQSL	0.35	x	0.35	x	tCK(avg)	




Figure 38 — Data input (write) timing




Figure 83 — Data Input (Write) Timing

Parameter	Symbol	DDR2-1066			Specific
		Min	Max		Notes
DQS input LOW pulse width	tDQSL	0.35	x	tCK(avg)	





Table 113 LPDDR2 AC Timing Table

Parameter	Symbol	min	min		LPDDR2									
		max	t _{CK}	1066	933	800	667	533	466 ^{*5}	400	333	266* ⁵	200* ⁵	
Write Parameters* ¹⁴														
DOS input low-level width	tDQSL	min						0.	4					t _{CK} (avg)






Figure 40 — Data input (write) timing

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

Also see Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

PASS Condition

The worst measured tDQSL shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising and falling DQS crossings in the said burst.
- **4** tDQSL is the time interval starting from a falling edge of the DQS and ending at the following rising edge.
- **5** Collect all tDQSL.
- 6 Determine the worst result from the set of tDQSL measured.

tDSS, DQS Falling Edge to CK Setup Time - Test Method of Implementation

The purpose of this test is to verify that the time interval from the falling edge of the data strobe (DQS falling edge) output access time to the clock setup time, is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- Clock Signal

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS (optional)

 Table 114 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2	-400	DDR2	-533		Specific
		Min	Max	Min	Max		Notes
DQS falling edge to CK setup time	tDSS	0.2	x	0.2	x	tCK(avg)	

Parameter	Symbol	DDR2	DDR2-667		DDR2-800		Specific
		Min Max N		Min Max			Notes
DQS falling edge to CK setup time	tDSS	0.2	x	0.2	x	tCK(avg)	30






Table 115 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-	DDR2-1066		Specific
		Min	Max		Notes
DQS falling edge to CK setup time	tDSS	0.2	x	tCK(avg)	25



Parameter	Symbol	min	min		LPDDR2									Unit
		max	t _{CK}	1066	933	800	667	533	466 ^{*5}	400	333	266* ⁵	200* ⁵	
Write Parameters ^{*14}														
DQS falling edge to CK setup time	tDSS	min											t _{CK} (avg)	

Table 116 LPDDR2 AC Timing Table



See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

Also see Table 103 - LPDDR2 AC Timing Table in JESD209-2B.

PASS Condition

The worst measured tDSS shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- **2** Take the first valid WRITE burst found.

- 3 Find all valid falling DQS crossings in the said burst.
- **4** For all falling DQS crossings found, locate all nearest next rising Clock edges.
- **5** tDSS is the time between falling DQS crossings and the Clock rising edges found.
- 6 Collect all tDSS.
- 7 Determine the worst result from the set of tDSS measured.

tDSH, DQS Falling Edge Hold Time from CK - Test Method of Implementation

The purpose of this test is to verify that the time interval from the falling edge of the data strobe output access time to the hold time of the clock, must be within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- Clock Signal

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS (optional)

 Table 117 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533			Specific
		Min Max		Min Max			Notes
DQS falling edge hold time from CK	tDSH	0.2	x	0.2	x	tCK	

Parameter	Symbol	DDR2-667		DDR2-800			Specific
		Min Max M		Min	Max		Notes
DQS falling edge hold time from CK	tDSH	0.2	x	0.2	x	tCK(avg)	30




Table 118 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066	DDR2-1066		Specific	
		Min	Max		Notes	
DQS falling edge hold time from CK	tDSH	0.2	x	tCK(avg)	25	





Table 11	19 LPDDR2	AC Timing	Table
----------	-----------	-----------	-------

Parameter	Symbol		min											Unit
		max	t _{CK}	1066	933	800	667	533	466 ^{*5}	400	333	266* ⁵	200* ⁵	
Write Parameters* ¹⁴														
DQS falling edge hold time from CK	tDSH	min			0.2							t _{CK} (avg)		



See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

Also see Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

PASS Condition

The worst measured tDSH shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- **2** Take the first valid WRITE burst found.

- 3 Find all valid falling DQS crossings in the said burst.
- **4** For all falling DQS crossings found, locate all nearest prior rising Clock edges.
- **5** tDSH is the time between falling DQS crossings and the Clock rising edges found.
- 6 Collect all tDSH.
- 7 Determine the worst result from the set of tDSH measured.

tWPST, Write Postamble - Test Method of Implementation

The purpose of this test is to verify that the time when the DQS is no longer driving (from HIGH/LOW state to high impedance) from the last DQS signal crossing (last bit of the write data burst) for the Write cycle, is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

• Data Strobe Signal (supported by Data Signal)

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

- Data Signal, DQ
- Data Strobe Signal, DQS
- Chip Select Signal, CS (optional)

 Table 120 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400	DDR2-400 [Specific	
		Min Max		Min	Max		Notes	
WRITE Postamble	tWPST	0.4	0.6	0.4	0.6	tCK	10	

Parameter	Symbol	DDR2-667	DDR2-667 [Specific	
		Min Max I		Min	Max		Notes	
WRITE Postamble	tWPST	0.4	0.6	0.4	0.6	tCK(avg)	10	




Figure 38 — Data input (write) timing




Figure 83 — Data Input (Write) Timing

Parameter	Symbol	DDR2-1066	DDR2-1066		Specific	
		Min	Max		Notes	
WRITE Postamble	tWPST	0.4	0.6	tCK(avg)	10	




Table 122 LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LPD	DR2					Unit
		max	t _{CK}	1066	933	800	667	533	466 ^{*5}	400	333	266* ⁵	200* ⁵	
	Write Parameters ^{*14}													
Write postamble	tWPST	min			0.4 t								t _{CK} (avg)	

JEDEC Standard No. 209-2B




Figure 40 — Data input (write) timing

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the $J\!ESD208$.

Also see Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

PASS Condition

The measured tWPST shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find the tHZEndPoint(DQS) of the said burst.
- 4 Find the last falling edge on DQS prior to the tHZEndPoint(DQS).
- **5** tWPST is the time interval between the found falling DQS edge's crossing to the tHZEndPoint(DQS).
- 6 Report tWPST.

tWPRE, Write Preamble - Test Method of Implementation

The purpose of this test is to verify that the time when the DQS starts to drive LOW (preamble behavior) to the first DQS signal crossing for the Write cycle, is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

• Data Strobe Signal (supported by Data Signal)

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

- Data Signal, DQ
- Data Strobe Signal, DQS
- Chip Select Signal, CS (optional)

 Table 123 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400	DDR2-400				Specific
		Min Max		Min	Max		Notes
WRITE Preamble	tWPRE	0.35	x	0.35	x	tCK	

Parameter	Symbol	DDR2-667	DDR2-667				Specific	
		Min Max		Min	Max		Notes	
WRITE Preamble	tWPRE	0.35	x	0.35	x	tCK(avg)		




Figure 38 — Data input (write) timing




Figure 83 — Data Input (Write) Timing

Parameter	Symbol	DDR2-1066	DDR2-1066		Specific	
		Min	Max		Notes	
WRITE Preamble	tWPRE	0.35	x	tCK(avg)		




Table 125 LPDDR2 AC Timing Table

Parameter	Symbol	min	min		LPDDR2									
		max	t _{CK}	1066	933	800	667	533	466 ^{*5}	400	333	266* ⁵	200* ⁵	
Write Parameters ^{*14}														
Write Preamble	tWPRE	min		0.35 t									t _{CK} (avg)	

JEDEC Standard No. 209-2B




Figure 40 — Data input (write) timing

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the $J\!ESD208$.

Also see Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

PASS Condition

The measured tWPRE shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- **3** Find the tLZBeginPoint(DQS) of the said burst.
- 4 Find the first rising edge on DQS of the found burst.
- **5** tWPRE is the time interval between the found rising DQS edge's crossing to the tLZBeginPoint(DQS).
- 6 Report tWPRE.

tRPRE, Read Preamble - Test Method of Implementation

The purpose of this test is to verify that the time when the DQS start driving LOW (*preamble behavior) to the first DQS signal crossing for the Read cycle must be within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: READ

Signal(s) of Interest:

• Data Strobe Signal (supported by Data Signal)

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

- Data Signal, DQ
- Data Strobe Signal, DQS
- Chip Select Signal, CS (optional)

Table 126 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533			Specific
		Min	Max	Min	Max		Notes
READ Preamble	tRPRE	0.9	1.1	0.9	1.1	tCK	19

Parameter	Symbol	DDR2-667		DDR2-800			Specific
		Min	Max	Min	Max		Notes
READ Preamble	tRPRE	0.9	1.1	0.9	1.1	tCK(avg)	19, 41




Figure 32 - Data output (read) timing






Figure 97 — Method for calculating transitions and endpoints JEDEC Standard No. 79-2E





Parameter	Symbol	DDR2-1066	6		Specific	
		Min	Max		Notes	
READ Preamble	tRPRE	0.9	1.1	tCK(avg)	16,36	


Table 127 Timing Parameters by Speed Grade (DDR2-1066)












Standard No. 208



15 Data Strobe Timing (DST) Tests

Table	128	LPDDR2	AC	Timing	Table
-------	-----	--------	----	--------	-------

Parameter	Symbol	min	min					LPD	DR2					Unit	
		max	t _{CK}	1066	66 933 800 667 533 466 ^{*5} 400 333 266 ^{*5} 200 ^{*5}										
Read Parameters* ¹⁴															
Read tRPRE min 0.9 preamble 0.9													t _{CK} (avg)		




Figure 23 — Data output (read) timing (t_{DQSCKmax})




Figure 24 — Data output (read) timing (t_{DQSCKmin})

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the $J\!ESD208$.

Also see Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

PASS Condition

The measured tRPRE shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- **3** Find the tLZBeginPoint(DQS) of the said burst.
- 4 Find the first rising edge on DQS of the found burst.
- 5 tRPRE is the time interval between the found rising DQS edge's crossing to the tLZBeginPoint(DQS).
- 6 Report tRPRE.

tRPST, Read Postamble - Test Method of Implementation

The purpose of this test is to verify that the time when the DQS is no longer driving (from HIGH/LOW state to high-impedance) to the last DQS signal crossing (last bit of the data burst) for the Read cycle is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: READ

Signal(s) of Interest:

• Data Strobe Signal (supported by Data Signal)

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

- Data Signal, DQ
- Data Strobe Signal, DQS
- Chip Select Signal, CS (optional)

Table 129 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533			Specific	
		Min Max		Min	Max		Notes	
READ Postamble	tRPST	0.4	0.6	0.4	0.6	tCK	19	

Parameter	Symbol	DDR2-667		DDR2-800			Specific	
		Min Max		Min Max			Notes	
READ Postamble	tRPST	0.4	0.6	0.4	0.6	tCK(avg)	19, 42	




Figure 32 - Data output (read) timing






Figure 97 — Method for calculating transitions and endpoints JEDEC Standard No. 79-2E




15 Data Strobe Timing (DST) Tests


Parameter	Symbol	DDR2-1066	6		Specific	
		Min	Max		Notes	
READ Postamble	tRPST	0.4	0.6	tCK(avg)	16,37	

Table 130 Timing Parameters by Speed Grade (DDR2-1066)




Standard No. 208








Standard No. 208



Parameter	Symbol	min	min					LP	DDR2					Unit	
		max	t _{СК}	1066											
Read Parameters* ¹⁴															
Read postamble tRPST min t _{CL} (abs) - 0.05													t _{CK} (avg)		

Table 131 LPDDR2 AC Timing Table






Figure 24 — Data output (read) timing (t_{DQSCKmin})

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

Also see Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

PASS Condition

The measured tRPST shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- **3** Find the tHZEndPoint(DQS) of the said burst.
- 4 Find the last falling edge on DQS prior to the tHZEndPoint(DQS).
- **5** tRPST is the time interval between the found falling DQS edge's crossing to the tHZEndPoint(DQS).
- 6 Report tRPST.

tHZ(DQ) Test (Low Power), DQ Out HIGH Impedance Time From Clock -Test Method of Implementation

The purpose of this test is to verify that the time when the DQ is no longer driving (from HIGH state OR LOW state to the high impedance stage), to the reference clock signal crossing, is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: LPDDR2, for DDR2, refer to the tHZ(DQ) Test

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Clock Signal (CK as Reference Signal)

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQS signals from different rank of memory)

- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS (optional)

Table 132 LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LP	DDR2					Unit	
		max	t _{CK}	1066	66 933 800 667 533 466 ^{*5} 400 333 266 ^{*5} 200 ^{*5}										
Read Parameters ^{*14}															
DQ high-Z from clock ^{*15} tHZ(DQ) max t _{DQSCK} (max) + (1.4 * t _{DQSQ} (max))												ps			




Figure 23 — Data output (read) timing (t_{DQSCKmax})




Figure 24 — Data output (read) timing (t_{DQSCKmin})

Test References

See Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

PASS Condition

The measured tHZ(DQ) should be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find Data tHZEndPoint of the said burst.
- 4 Find RL Clock edge (tDQSCK clock edge reference).
 - a Find all DQS rising middle crossing points in the burst.
 - **b** Find the first DQS rising edge by searching for the earliest rising crossing point in all of the found DQS middle crossing points.
 - **c** Find the closest Clock-DQS (the Clock middle crossing point that is closest to the first DQS rising edge).
 - **d** Find the RL Clock edge (tDQSCK clock edge reference) which is the Clock middle crossing point immediately before the closest Clock-DQS to tDQSCK Delay (cycle). By default, tDQSCK Delay is one cycle. For example, if tDQSCK Delay = 1 then the tDQSCK Clock point is the Clock middle crossing point that is prior to the closest Clock-DQS. If tDQSCK Delay = 3 then the tDQSCK Clock point is the Clock middle crossing point three clock cycles before the closest Clock-DQS. tDQSCK Delay is configurable in the configuration page.
- **5** Define BL (bit length) to be the number of DQS middle crossing points.
- **6** Find "RL+BL/2" Clock edge (Clock rising middle crossing point that is BL/2 cycles after the RL Clock edge.
- 7 Compare the Data tHZ end point to the "RL+BL/2" Clock edge as the test result. Mathematically, the test result = Data tHZ end point "RL+BL/2" Clock edge point.
- 8 Display the test result by going to the measurement location on the waveform and locate the marker to Data tHZ end point and Clock middle cross point of the test result.
- 9 Compare the test result against the compliance test limit.

NOTE

Some designs do not have tri-state at V_{REF} (for example, 0.9V). This test is not guaranteed when this scenario happens, as there is no significant point of where the driver has been turned-off.

tHZ(DQS) Test (Low Power), DQS Out HIGH Impedance Time From Clock -Test Method of Implementation

The purpose of this test is to verify that the time when the DQS is no longer driving (from LOW state to the high impedance stage), to the reference clock signal crossing, is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- Clock Signal (CK as Reference Signal)

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQS signals from different rank of memory)

- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS (optional)

Table 133 LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LP	DDR2					Unit	
		max	t _{CK}	1066											
Read Parameters* ¹⁴															
DQS high-Z from clock ^{*15} tHZ(DQS) max t _{DQSCK} (max) - 100													ps		




Figure 23 — Data output (read) timing (t_{DQSCKmax})




Figure 24 — Data output (read) timing (t_{DQSCKmin})

Test References

See Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

PASS Condition

The measured tHZ(DQS) should be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- **2** Take the first valid READ burst found.
- 3 Find the Strobe tHZEndPoint of this burst.
- 4 Find RL Clock edge (tDQSCK clock edge reference).
 - a Find all DQS rising middle crossing points in the burst.
 - **b** Find the first DQS rising edge by searching for the earliest rising crossing point in all of the found DQS middle crossing points.
 - **c** Find the closest Clock-DQS (the Clock middle crossing point that is closest to the first DQS rising edge).
 - **d** Find the RL Clock edge (tDQSCK clock edge reference) which is the Clock middle crossing point immediately before the closest Clock-DQS to tDQSCK Delay (cycle). By default, tDQSCK Delay is one cycle. For example, if tDQSCK Delay = 1 then the tDQSCK Clock point is the Clock middle crossing point that is prior to the closest Clock-DQS. If tDQSCK Delay = 3 then the tDQSCK Clock point is the Clock middle crossing point three clock cycles before the closest Clock-DQS. tDQSCK Delay is configurable in the configuration page.
- 5 Define BL (bit length) to be the number of DQS middle crossing points.
- **6** Find "RL+BL/2" Clock edge (Clock rising middle crossing point that is BL/2 cycles after the RL Clock edge).
- 7 Compare the Strobe tHZ end point to the "RL+BL/2" Clock edge as the test result. Mathematically, the test result = Strobe tHZ end point "RL+BL/2" Clock edge point.
- 8 Display the test result by going to the measurement location on the waveform and locate the marker to Strobe tHZ end point and Clock middle cross point of the test result.
- 9 Compare the test result against the compliance test limit.

tLZ(DQS) Test (Low Power), DQS Low-Impedance Time from Clock - Test Method of Implementation

The purpose of this test is to verify that the time when the DQS starts driving (*from tri-state to LOW state) to the reference clock signal crossing, is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: LPDDR2, for DDR2, refer to tLZ(DQS) Test

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- Clock Signal (CK as Reference Signal)

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQS signals from different rank of memory)

- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS (optional)

Table 134 LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LP	DDR2					Unit
		max	t _{CK}	1066 933 800 667 533 466 ^{*5} 400 333 266 ^{*5} 200 ^{*5}										
Read Parameters ^{*14}													•	
DQS low-Z from clock ^{*15} tLZ(DQS) min t _{DQSCK} (min) - 300													ps	




Figure 23 — Data output (read) timing (t_{DQSCKmax})




Figure 24 — Data output (read) timing (t_{DQSCKmin})

Test References

See Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

PASS Condition

The measured tLZ(DQS) should be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find the Strobe tLZBeginPoint of this burst.
- 4 Find RL Clock edge (tDQSCK clock edge reference).
 - a Find all DQS rising middle crossing points in the burst.
 - **b** Find the first DQS rising edge by searching for the earliest rising crossing point in all of the found DQS middle crossing points.
 - **c** Find the closest Clock-DQS (the Clock middle crossing point that is closest to the first DQS rising edge).
 - **d** Find the RL Clock edge (tDQSCK clock edge reference) which is the Clock middle crossing point immediately before the closest Clock-DQS to tDQSCK Delay (cycle). By default, tDQSCK Delay is one cycle. For example, if tDQSCK Delay = 1 then the tDQSCK Clock point is the Clock middle crossing point that is prior to the closest Clock-DQS. If tDQSCK Delay = 3 then the tDQSCK Clock point is the Clock middle crossing point three clock cycles before the closest Clock-DQS. tDQSCK Delay is configurable in the configuration page.
- **5** Find "RL-1" Clock edge (previous Clock rising middle crossing point of RL Clock edge).
- 6 Compare the Strobe tLZ begin point to the "RL-1" Clock edge as the test result. Mathematically, the test result = Strobe tLZ begin point "RL-1" Clock edge point.
- 7 Display the test result by going to the measurement location on the waveform and locate the marker to Strobe tLZ begin point and Clock middle cross point of the test result.
- 8 Compare the test result against the compliance test limit.

tLZ(DQ) Test (Low Power), DQ Low-Impedance Time from Clock - Test Method of Implementation

The purpose of this test is to verify that the time when the DQ starts driving (from high impedance state to HIGH/LOW state), to the reference clock signal crossing, is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: LPDDR2, for DDR2, refer to the tLZ(DQ) Test

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Clock Signal (CK as Reference Signal)

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS (optional)

Table 135 LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LP	DDR2					Unit
		max	t _{СК}	1066 933 800 667 533 466 ^{*5} 400 333 266 ^{*5} 200 ^{*5}										
Read Parameters* ¹⁴														
DQ low-Z from clock ^{*15} tLZ(DQ) min t _{DQSCK(min)} - (1.4 * t _{QHS(max)})												ps		




Figure 23 — Data output (read) timing (t_{DQSCKmax})




Figure 24 — Data output (read) timing (t_{DQSCKmin})

Test References

See Table 103 - LPDDR2 AC Timing Table in the *JEDEC Standard JESD209-2B*.

PASS Condition

The measured tLZ(DQ) should be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- **2** Take the first valid READ burst found.
- 3 Find the Data tLZBeginPoint of this burst.
- 4 Find RL Clock edge (tDQSCK clock edge reference).
 - a Find all DQS rising middle crossing points in the burst.
 - **b** Find the first DQS rising edge by searching for the earliest rising crossing point in all of the found DQS middle crossing points.
 - **c** Find the closest Clock-DQS (the Clock middle crossing point that is closest to the first DQS rising edge).
 - **d** Find the RL Clock edge (tDQSCK clock edge reference) which is the Clock middle crossing point immediately before the closest Clock-DQS to tDQSCK Delay (cycle). By default, tDQSCK Delay is one cycle. For example, if tDQSCK Delay = 1 then the tDQSCK Clock point is the Clock middle crossing point that is prior to the closest Clock-DQS. If tDQSCK Delay = 3 then the tDQSCK Clock point is the Clock middle crossing point three clock cycles before the closest Clock-DQS. tDQSCK Delay is configurable in the configuration page.
- 5 Compare the Data tLZ begin point to the RL Clock edge as the test result. Mathematically, the test result = Data tLZ begin point RL Clock edge point.
- 6 Display the test result by going to the measurement location on the waveform and locate the marker to Data tLZ begin point and Clock middle cross point of the test result.
- 7 Compare the test result against the compliance test limit.

tQSH, DQS Output High Pulse Width - Test Method of Implementation

The purpose of this test is to verify that the width of the high level of the Data Strobe signal is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

• Data Strobe Signal (supported by Data Signal)

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQS signals from different rank of memory)

- Data Signal, DQ
- Data Strobe Signal, DQS
- Chip Select Signal, CS (optional)

15 Data Strobe Timing (DST) Tests

Test Definition Notes from the Specification

Table 136 LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LP	DDR2					Unit	
		max	t _{CK}	1066	66 933 800 667 533 466 ^{*5} 400 333 266 ^{*5} 200 ^{*5}										
Read Parameters* ¹⁴															
DQS output high tQSH min t _{CH} (abs) - 0.05 t												t _{CK} (avg)			




Figure 23 — Data output (read) timing (t_{DQSCKmax})




Figure 24 — Data output (read) timing (t_{DQSCKmin})

Test References

See Table 103 - LPDDR2 AC Timing Table in the *JEDEC Standard JESD209-2B*.

PASS Condition

The worst measured tQSH should be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid rising and falling DQS crossing in this burst.
- **4** tQSH is the time interval starting from a rising edge of the DQS and ending at the following falling edge.
- 5 Collect all tQSH.
- 6 Determine the worst result from the measured tQSH.

tQSL, DQS Output Low Pulse Width - Test Method of Implementation

The purpose of this test is to verify that the width of the low level of the Data Strobe signal is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

• Data Strobe Signal (supported by Data Signal)

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQS signals from different rank of memory)

- Data Signal, DQ
- Data Strobe Signal, DQS
- Chip Select Signal, CS (optional)

Table 137 LPDDR2 AC Timing Table

Parameter	Symbol	min	min		LPDDR2									Unit
		max	t _{CK}	1066	933	800	667	533	466 ^{*5}	400	333	266* ⁵	200* ⁵	
Read Parameters* ¹⁴														
DQS output low pulse width	tQSL	min			t _{CL} (abs) - 0.05							t _{CK} (avg)		




Figure 23 — Data output (read) timing (t_{DQSCKmax})




Figure 24 — Data output (read) timing (t_{DQSCKmin})

Test References

See Table 103 - LPDDR2 AC Timing Table in the *JEDEC Standard JESD209-2B*.

PASS Condition

The worst measured tQSL should be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid rising and falling DQS crossing in this burst.
- **4** tQSL is the time interval starting from a falling edge of the DQS and ending at the following rising edge.
- 5 Collect all tQSL.
- 6 Determine the worst result from the measured tQSL.

tDQSS Test (Low Power), DQS Latching Transition to Associated Clock Edge - Test Method of Implementation

The purpose of this test is to verify that the time interval from the data strobe output (first DQS rising edge) access time to the reference clock which is before the associated clock (crossing point) is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: LPDDR2, for DDR2, refer to the tDQSS Test

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- Clock Signal


Optional signal(s):

• Chip Select Signal (this signal is used to separate DQ signals from different rank of memory.)

- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS (optional)

Table 138 LPDDR2 AC Timing Table

Parameter	Symbol	min	min	LPDDR2											
		max	t _{СК}	1066	933	800	667	533	466 ^{*5}	400	333	266* ⁵	200* ⁵		
		1		1	N	/rite Pa	iramete	rs* ¹⁴			-	1	1	1	
Write command	tDQSS	min			0.75 t									t _{CK} (avg)	
to first DQS latching transition		max			1.25										



Test References

See Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

PASS Condition

The measured tDQSS should be within specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQS middle crossings in this burst.

- **4** Find the first DQS rising edge by searching for the earliest rising crossing point in all of the found DQS middle crossing points. Take the found point (first DQS rising edge) as the tDQSS strobe point.
- **5** Find the closest Clock-DQS (the Clock middle crossing point that is closest to the first DQS rising edge).
- **6** Find the tDQSS Clock point which is the rising clock middle crossing point one cycle before the closest Clock-DQS.
- 7 Compare the tDQSS strobe point to the tDQSS clock point as the test result. Mathematically, the test result = tDQSS strobe point tDQSS clock point.
- 8 Display the test result by going to the measurement location on the waveform and locate the marker to tDQSS strobe point and tDQSS clock point.
- 9 Compare the test result against the compliance test limit.

tDVAC (Strobe), Time Above $V_{IHdiff(AC)}/\text{below }V_{ILdiff(AC)}$ - Test Method of Implementation

The purpose of this test is to verify that the time the strobe signal is above $V_{IHdiff}(AC)$ and below $V_{ILdiff}(AC)$ is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

• Data Strobe Signal (supported by Data Signal)

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQS signals from different rank of memory.)

- Data Signal, DQ
- Data Strobe Signal, DQS
- Chip Select Signal, CK (*optional)

Slew Rate	tDVAC [ps] @ V _{IH/Ldiff(AC)} = 440 mV	tDVAC [ps] @ _{VIH/Ldiff(AC)} = 600 mV			
	min	min			
> 4.0	175	75			
4.0	170	57			
3.0	167	50			
2.0	163	38			
1.8	162	34			
1.6	161	29			
1.4	159	22			
1.2	155	13			
1.0	150	0			
< 1.0	150	0			

Table 139 Allowed time before ringback (tDVAC) for CK_t-CK_s and DQS_t-DQS_c




Figure 108 — Definition of differential ac-swing and "time above ac-level" t_{DVAC}


Test References

See Table 78 - Allowed Time Before Ringback (tDVAC) for CK_t-CK_s and DQS_t-DQS_c in the *JESD209-2B*.

PASS Condition

The worst measured tDVAC(Strobe) should be within the specification limit.

- 1 Acquire and split the read and write bursts in the acquired signal.
- 2 Take the first valid WRITE burst found.
- **3** Find all of the rising/falling DQS crossings at the V_{IHdiff}(AC) and V_{ILdiff}(AC) levels in this burst.
- 4 tDVAC(Strobe) is the time interval starting from a DQS rising $V_{IHdiff}(AC)$ crossing point and ending at the following DQS falling $V_{IHdiff}(AC)$ crossing point.
- 5 tDVAC(Strobe) is also the time interval starting from a DQS falling $V_{ILdiff}(AC)$ crossing point and ending at the following DQS rising $V_{ILdiff}(AC)$ crossing point.
- **6** Collect all tDVAC(Strobe) results.
- 7 Determine the worst result from the set of tDVAC(Strobe) measured.
- 8 Report the worst result from the set of tDVAC(Strobe) measured. No compliance limit checking is performed for this test. You need to manually check the test status (pass/fail) of this test based on the worst tDVAC(Strobe) and the slew rate reported.



N5413B DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation

16 Data Timing Tests

- Probing for Data Timing Tests 322
- tDS(base), Differential DQ and DM Input Setup Time Test Method of Implementation 325
- tDH(base), Differential DQ and DM Input Hold Time Test Method of Implementation 330
- tDS(derate), Differential DQ and DM Input Setup Time with Derating Support - Test Method of Implementation 335
- tDH(derate), Differential DQ and DM Input Hold Time with Derating Support - Test Method of Implementation 348
- tDS1(base), Single-Ended DQ and DM Input Setup Time Test Method of Implementation 361
- tDH1(base), Single-Ended DQ and DM Input Hold Time Test Method of Implementation 363
- tDS1(derate), Single-Ended DQ and DM Input Setup Time with Derating Support - Test Method of Implementation 365
- tDH1(derate), Single-Ended DQ and DM Input Hold Time with Derating Support - Test Method of Implementation 370
- tVAC (Data), Time Above VIH(AC)/below VIL(AC) Test Method of Implementation 375
- tDIPW, DQ and DM Input Pulse Width Test Method of Implementation 378
- tQHP, Data Half Period Test Method of Implementation 380


This section provides the Methods of Implementation (MOIs) for Data Mask Timing tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

NOTE

Both XYZ# and \overline{XYZ} are referring to compliment. Thus, CK# is the same as \overline{CK} .

Probing for Data Timing Tests

When performing the Data Timing tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for Data Timing tests may look similar to the following diagrams. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance Test application for the exact number of probe connections. Typically, you need minimum three probe connections to run the tests.



InfiniiMax solder-in probes

Figure 28 Probing for Data Timing Tests with Three Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 28 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 451.

Test Procedure

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 39.
- 2 Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is

attached. This software will perform test on all the unused RAM on the system by producing repetitive burst of read-write data signals to the DDR2/LPDDR2 memory.

- **3** Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For Data Timing Tests that support DDR2, you can select any speed grade within the selection: DDR2-400, DDR2-533, DDR2-667, DDR2-800, DDR2-1066. To select a LPDDR2 Speed Grade option (for tests that support LPDDR2), check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 29 Selecting Data Timing Tests

16 Data Timing Tests

9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

tDS(base), Differential DQ and DM Input Setup Time - Test Method of Implementation

The purpose of this test is to verify that the time interval from the data or data mask (DQ/DM rising/falling edge) setup time to the associated DQS crossing edge is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Data Mask Signal

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- Data Signal, DQ or Data Mask Signal, DM
- Data Strobe Signal, DQS (this must use a differential DQS connection)
- Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

 Table 140 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-53	3		Specific	
		Min	Vin Max M		Max		Notes	
DQ and DM input setup time (differential strobe)	tDS(base)	150	x	100	x	ps	6,7,8,20,28	

Parameter	Symbol	DDR2-667		DDR2-800			Specific
		Min	/lin Max N		Max		Notes
DQ and DM input setup time	tDS(base)	100	x	50	x	ps	6,7,8,20,28,31




Figure 38 - Data input (write) timing

Data Mask Timing




Figure 44 — Write data mask




Figure 83 — Data Input (Write) Timing





Table 141 Timing Parameters by Speed	Grade (DDR2-1066)
--------------------------------------	-------------------

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max		
DQ and DM input setup time	tDS(base)	0	x	ps	6,7,8,17,23,26







Figure 75 — Data Input (Write) Timing








Figure 86 — Differential input waveform timing – tDS and tDH

Standard No. 208

16 Data Timing Tests

Symbol		LPDDR2						Reference
	1066	933	800	667	533	466		
tDS(base)	-10	15	50	130	210	230	ps	$V_{IH/L(AC)} = V_{REF(AC)} + /- 220mV$

Table 142 Data Setup and Hold Base-Values

Symbol		LPDD)R2		Unit	Reference
	400	333	266	200		
tDS(base)	180	300	450	700	ps	$V_{IH/L(AC)} = V_{REF(AC)} + -300 mV$

JEDEC Standard No. 209-2B




Figure 40 — Data input (write) timing

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

Also see Table 108 - Data Setup and Hold Base-Values in the JESD209-2B.

PASS Condition

The worst measured tDS shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- ${\bf 3}~$ Find all valid rising DQ crossings that cross $V_{IH(AC)}$ in the burst.
- 4 Find all valid falling DQ crossings that cross $V_{\rm IL(AC)}$ in the same burst.

- 5 For all DQ crossings found, locate all next DQS crossings that cross 0V.
- **6** tDS is defined as the time between the DQ crossing and the DQS crossing.
- 7 Collect all tDS.
- 8 Find the worst tDS among the measured values and report the value as the test result.
- **9** Measure the nominal slew rate on the DQ and DQS edges where the worst tDS was found.
 - **a** For DQ Falling, Slew Rate = (V_{REF} V_{IL(AC)}) / tF
 - **b** For DQ Rising, Slew Rate = $(V_{IH(AC)} V_{REF}) / tR$ tF and tR are the transition time respectively.
 - c For DQS Rising, Slew Rate = $(V_{HITHRES} 0V) / tR$
 - d For DQS Falling, Slew Rate = $(0V V_{LOTHRES}) / tF$ tF and tR are the transition time respectively.
- 10 Report the nominal slew rate for DQ and DQS.
- 11 Measure the tangent slew rate on the DQ and DQS edges where the worst tDS was found. The measurement is similar to nominal slew rate, except the transition time is broken into ten parts and the slew rate is measured from a pivot point (V_{REF} or 0V) to each of the ten points. Tangent slew rate is the maximum slew rates measured.
- 12 Report tangent slew rate for DQ and DQS.

tDH(base), Differential DQ and DM Input Hold Time - Test Method of Implementation

The purpose of this test is to verify that the time interval from the data or data mask (DQ/DM rising/falling edge) hold time to the associated DQS crossing edge is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Data Mask Signal

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- Data Signal, DQ or Data Mask Signal, DM
- Data Strobe Signal, DQS (this must use a differential DQS connection)
- Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

 Table 143 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-53	3		Specific Notes	
		Min	Vin Max N		Max			
DQ and DM input hold time (differential strobe)	tDH(base)	275	x	225	x	ps	6,7,8,21,28	

Parameter	Symbol	DDR2-667		DDR2-800			Specific	
		Min	/lin Max N		Max		Notes	
DQ and DM input setup time	tDH(base)	175	x	125	x	ps	6,7,8,21,28,31	




Figure 38 - Data input (write) timing

Data Mask Timing




Figure 44 — Write data mask




Figure 83 — Data Input (Write) Timing

16 Data Timing Tests







Table 144 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max		
DQ and DM input hold time	tDH(base)	75	x	ps	6,7,8,18,23,26









Standard No. 208




Figure 86 — Differential input waveform timing – tDS and tDH

Table 145 Data Setup and Hold Base-Values

Symbol			LPDD)R2		LPDDR2					
	1066	933	800	667	533	466					
tDH(base)	80	105	140	220	300	320	ps	$V_{IH/L(DC)} = V_{REF(DC)} + /- 130 mV$			

Symbol		LPDD)R2		Unit	Reference
	400	333	266	200		
tDH(base)	280	400	550	800	ps	$V_{IH/L(DC)} = V_{REF(DC)} + /- 200 mV$

JEDEC Standard No. 209-2B




Figure 40 — Data input (write) timing

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

Also see Table 108 - Data Setup and Hold Base-Values in the JESD209-2B.

PASS Condition

The worst measured tDH shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross $V_{IL(DC)}$ in the burst.
- 4 Find all valid falling DQ crossings that cross $V_{IH(DC)}$ in the same burst.

- 5 For all DQ crossings found, locate all prior DQS crossings that cross 0V.
- **6** tDH is defined as the time between the DQ crossing and the DQS crossing.
- 7 Collect all tDH.
- 8 Find the worst tDH among the measured values and report the value as the test result.
- **9** Measure the nominal slew rate on the DQ and DQS edges where the worst tDH was found.
 - **a** For DQ Falling, Slew Rate = (V_{REF} V_{IL(DC)}) / tF
 - **b** For DQ Rising, Slew Rate = $(V_{IH(DC)} V_{REF}) / tR$ tF and tR are the transition time respectively.
 - c For DQS Rising, Slew Rate = $(V_{HITHRES} 0V) / tR$
 - d For DQS Falling, Slew Rate = $(0V V_{LOTHRES}) / tF$ tF and tR are the transition time respectively.
- 10 Report the nominal slew rate for DQ and DQS.
- 11 Measure the tangent slew rate on the DQ and DQS edges where worst tDH was found. The measurement is similar to nominal slew rate, except the transition time is broken into ten parts and the slew rate is measured from a pivot point (V_{REF} or 0V) to each of the ten points. Tangent slew rate is the maximum slew rates measured.
- 12 Report tangent slew rate for DQ and DQS.

tDS(derate), Differential DQ and DM Input Setup Time with Derating Support - Test Method of Implementation

The purpose of this test is to verify that the time interval from the data or data mask (DQ/DM rising/falling edge) setup time to the associated DQS crossing edge is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Data Mask Signal

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- Data Signal, DQ or Data Mask Signal, DM
- Data Strobe Signal, DQS (this must use a differential DQS connection)
- Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 146 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-53	3		Specific	
		Min	Max	Min	Max		Notes	
DQ and DM input setup time (differential strobe)	tDS(base)	150	x	100	x	ps	6,7,8,20,28	

Parameter	Symbol	DDR2-66	7	DDR2-800			Specific	
		Min	Max	Min	Max		Notes	
DQ and DM input setup time	tDS(base)	100	x	50	x	ps	6,7,8,20,28,31	

16 Data Timing Tests

			DQS, DQS Differential Slew Rate										
		4.0\	//ns	3.0\	/ns	2.0\	l/ns	1.8V/ns					
		ΔtDS	Δ tDH	∆ tDS	Δ tDH	∆ tDS	Δ tDH	∆ tDS	Δ tDH				
DQ Slew Rate V/ns	2.0	125	45	125	45	125	45	-	-				
	1.5	83	21	83	21	83	21	95	33				
	1.0	0	0	0	0	0	0	12	12				
	0.9	-	-	-11	-14	-11	-14	1	-2				
	0.8	-	-	-	-	-25	-31	-13	-19				
	0.7	-	-	-	-	-	-	-31	-42				
	0.6	-	-	-	-	-	-	-	-				
	0.5	-	-	-	-	-	-	-	-				
	0.4	-	-	-	-	-	-	-	-				

Table 147 DDR2-400/533 tDS/tDH derating with differential data strobe

Δ iDS, Δ		ng values for	DDK2-400	J, DDR2-3			ential Sle		ne entire u	able.)	
		1.6V	/ns	1.4\	1.4V/ns		1.2V/ns		1.0V/ns		/ns
		Δ tDS	Δ tDH	Δ tDS	Δ tDH	Δ tDS	Δ tDH	Δ tDS	Δ tDH	ΔtDS	Δ tDH
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-	-	-
	1.5	-	-	-	-	-	-	-	-	-	-
	1.0	24	24	-	-	-	-	-	-	-	-
	0.9	13	10	25	22	-	-	-	-	-	-
	0.8	-1	-7	11	5	23	17	-	-	-	-
	0.7	-19	-30	-7	-18	5	-6	17	6	-	-
	0.6	-43	-59	-31	-47	-19	-35	-7	-23	5	-11
	0.5	-	-	-74	-89	-62	-77	-50	-65	-38	-53
	0.4	-	-	-	-	-127	-140	-115	-128	-103	-116

			DQS, DQS Differential Slew Rate										
		4.0\	//ns	3.0\	3.0V/ns		2.0V/ns		l/ns				
		ΔtDS	Δ tDH	Δ tDS	Δ tDH	ΔtDS	ΔtDH	Δ tDS	Δ tDH				
DQ Slew Rate V/ns	2.0	100	45	100	45	100	45	-	-				
	1.5	67	21	67	21	67	21	79	33				
	1.0	0	0	0	0	0	0	12	12				
	0.9	-	-	-5	-14	-5	-14	7	-2				
	0.8	-	-	-	-	-13	-31	-1	-19				
	0.7	-	-	-	-	-	-	-10	-42				
	0.6	-	-	-	-	-	-	-	-				
	0.5	-	-	-	-	-	-	-	-				
	0.4	-	-	-	-	-	-	-	-				

Table 148 DDR2-667/800 tDS/tDH derating with differential data strobe

Δ tDS, Δ t	tDH deratin	g values for	DDR2-400), DDR2-:			; the note a		he entire ta	able.)	
		1.6V	/ns	1.4\	I/ns		.2V/ns 1.0V/ns			0.8V/ns	
		Δ tDS	Δ tDH	ΔtDS	Δ tDH	ΔtDS	Δ_{tDH}	ΔtDS	Δ tDH	ΔtDS	Δ tDH
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-	-	-
	1.5	-	-	-	-	-	-	-	-	-	-
	1.0	24	24	-	-	-	-	-	-	-	-
	0.9	19	10	31	22	-	-	-	-	-	-
	0.8	11	-7	23	5	35	17	-	-	-	-
	0.7	2	-30	14	-18	26	-6	38	6	-	-
	0.6	-10	-59	2	-47	14	-35	26	-23	38	-11
	0.5	-	-	-24	-89	-12	-77	0	-65	12	-53
	0.4	-	-	-	-	-52	-140	-40	-128	-28	-116




Figure 85 — Illustration of nominal slew rate for tDS (differential DQS, DQS)




Figure 87 — Illustration of tangent line for tDS (differential DQS, DQS)

Parameter	Symbol	DDR2-10	DDR2-1066		Specific Notes
		Min	Max		
DQ and DM input setup time	tDS(base)	0	x	ps	6,7,8,17,23,26

Δtl	DS, Δ tDH (derating values f	or DDR2-106		n 'ps'; the no			ole.)	
		4.0\	l/ns		3.0V/ns		/ns	1.8V/ns	
		ΔtDS	Δ tDH	ΔtDS	ΔtDH	ΔtDS	Δ tDH	ΔtDS	ΔtDH
DQ Slew Rate V/ns	2.0	100	45	100	45	100	45	-	-
	1.5	67	21	67	21	67	21	79	33
	1.0	0	0	0	0	0	0	12	12
	0.9	-	-	-5	-14	-5	-14	7	-2
	0.8	-	-	-	-	-13	-31	-1	-19
	0.7	-	-	-	-	-	-	-10	-42
	0.6	-	-	-	-	-	-	-	-
	0.5	-	-	-	-	-	-	-	-
	0.4	-	-	-	-	-	-	-	-

Table 150 DDR2-1066 tDS/tDH derating with differential data strobe

Δ t \Box	DS, Δ tDH de	erating value	es for DDR	2-1066 (A	All units in	'ps'; the n	ote applies	s to the ent	tire table.)				
			DQS, DQS Differential Slew Rate										
		1.6V	/ns	1.4\	/ns	1.2V	1.2V/ns		1.0V/ns		/ns		
		Δ tDS	Δ tDH	ΔtDS	Δ tDH	Δ tDS	Δ tDH	ΔtDS	Δ tDH	ΔtDS	Δ tDH		
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-	-	-		
	1.5	-	-	-	-	-	-	-	-	-	-		
	1.0	24	24	-	-	-	-	-	-	-	-		
	0.9	19	10	31	22	-	-	-	-	-	-		
	0.8	11	-7	23	5	35	17	-	-	-	-		
	0.7	2	-30	14	-18	26	-6	38	6	-	-		
	0.6	-10	-59	2	-47	14	-35	26	-23	38	-11		
	0.5	-	-	-24	-89	-12	-77	0	-65	12	-53		
	0.4	-	-	-	-	-52	-140	-40	-128	-28	-116		




Figure 77 — Illustration of nominal slew rate for tDS (differential DQS, DQS)




Figure 78 — Illustration of tangent line for tDS (differential DQS, DQS)

Table 15	l Data	Setup	and Hold	Base-Values
----------	--------	-------	----------	--------------------

Symbol			LPDD	Unit	Reference			
	1066	933	800	667	533	466		
tDS(base)	-10	15	50	130	210	230	ps	$V_{IH/L(AC)} = V_{REF(AC)} + -220mV$

Symbol		LPDD)R2		Unit	Reference
	400	333	266	200		
tDS(base)	180	300	450	700	ps	$V_{IH/L(AC)} = V_{REF(AC)} + - 300 \text{mV}$

		Δt) Threshold -> V) Threshold -> V		EF(DC) + 220r	nV, V _{IL(AC)}	= V _{REF(DC)} -								
			DQS_t, DQS_c Differential Slew Rate											
		4.0\	//ns	3.01	/ns	2.0\	//ns	1.8\	/ns					
		Δ tDS	Δ tDH	Δ tDS	Δ tDH	Δ tDS	Δ tDH	ΔtDS	Δ tDH					
DQ, DM Slew Rate	2.0	110	65	110	65	110	65	-	-					
V/ns 1.5 1.0	1.5	74	43	73	43	73	43	89	59					
	1.0	0	0	0	0	0	0	16	16					
	1.0 0.9	-	-	-3	-5	-3	-5	13	11					
	0.8	-	-	-	-	-8	-13	8	3					
	0.7	-	-	-	-	-	-	2	-6					
	0.6	-	-	-	-	-	-	-	-					
	0.5	-	-	-	-	-	-	-	-					
	0.4	-	-	-	-	-	-	-	-					
NOTE 1. Empty cell c	ontents ar	e defined as n	ot supporte	d.		<u> </u>	<u> </u>		<u> </u>					


Table 152 Derating Values LPDDR2 tDS/tDH - AC/DC based AC220


		∆t > > Threshold -> >) Threshold -> >		EF(DC) + 220i	nV, V _{IL(AC)} =	= V _{REF(DC)} -								
			DQS_t, DQS_c Differential Slew Rate											
		1.6\	//ns	1.4\	//ns	1.20	/ns	1.0\	/ns					
		ΔtDS	Δ tDH	ΔtDS	Δ tDH	ΔtDS	∆tDH	ΔtDS	Δ tDH					
DQ, DM Slew Rate	2.0	-	-	-	-	-	-	-	-					
V/ns	1.5	-	-	-	-	-	-	-	-					
	1.0	32	32	-	-	-	-	-	-					
	0.9	29	27	45	43	-	-	-	-					
	0.8	24	19	40	35	56	55	-	-					
	0.7	18	10	34	26	50	46	66	78					
	0.6	10	-3	26	13	42	33	58	65					
	0.5	-	-	4	-4	20	16	36	48					
	0.4	-	-	-	-	-7	2	17	34					

		∆t) Threshold -> ۷) Threshold -> ۷		EF(DC) + 3001	nV, V _{IL(AC)} =	= V _{REF(DC)} -								
			DQS_t, DQS_c Differential Slew Rate											
		4.0\	//ns	3.0\	//ns	2.0\	//ns	1.8\	//ns					
		ΔtDS	Δ tDH	Δ tDS	Δ tDH	Δ tDS	Δ tDH	∆ tDS	Δ tDH					
DQ, DM Slew Rate	2.0	150	100	150	100	150	100	-	-					
V/ns	1.5	100	67	100	67	100	67	116	83					
	1.0	0	0	0	0	0	0	16	16					
	0.9	-	-	-4	-8	-4	-8	12	8					
	0.8	-	-	-	-	-12	-20	4	-4					
	0.7	-	-	-	-	-	-	-3	-18					
	0.6	-	-	-	-	-	-	-	-					
	0.5	-	-	-	-	-	-	-	-					
	0.4	-	-	-	-	-	-	-	-					

Table 153 Derating Values LPDDR2 tDS/tDH - AC/DC based AC300

		∆t 0 Threshold -> V 0 Threshold -> V		EF(DC) + 3001	nV, V _{IL(AC)} =	= V _{REF(DC)} -								
			DQS_t, DQS_c Differential Slew Rate											
		1.6\	//ns	1.4\	//ns	1.2	/ns	1.0\	l/ns					
		ΔtDS	∆tDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH					
DQ, DM Slew Rate	2.0	-	-	-	-	-	-	-	-					
V/ns	1.5	-	-	-	-	-	-	-	-					
	1.0	32	32	-	-	-	-	-	-					
	0.9	28	24	44	40	-	-	-	-					
	0.8	20	12	36	28	52	48	-	-					
	0.7	13	-2	29	14	45	34	61	66					
	0.6	2	-21	18	-5	34	15	50	47					
	0.5	-	-	-12	-32	4	-12	20	20					
	0.4	-	-	-	-	-35	-40	-11	-8					





Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

See Table 43 - DDR2-400/533 tDS/tDH Derating with Differential Data Strobe and Table 44 - DDR2-667/800 tDS/tDH Derating with Differential Data Strobe in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) and Table 42 - DDR2-1066 tDS/tDH Derating with Differential Data Strobe in the *JESD208*.

Also see Table 108 - Data Setup and Hold Base-Values, Table 109 - Derating Values LPDDR2 tDS/tDH - AC/DC Based AC220 and Table 110 - Derating Values LPDDR2 tDS/tDH - AC/DC Based AC300 in the *JESD209-2B*.

PASS Condition

The worst measured tDS shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross $V_{IH(AC)}$ in the burst.
- 4 Find all valid falling DQ crossings that cross $V_{IL(AC)}$ in the same burst.
- 5 For all DQ crossings found, locate all next DQS crossings that cross 0V.
- **6** tDS is defined as the time between the DQ crossing and the DQS crossing.
- 7 Collect all tDS.
- 8 Find the worst tDS among the measured values and report the value as the test result.
- 9 Measure the mean slew rate for all the DQ and DQS edges.
- 10 Use the mean slew rate for DQ and DQS to determine the ΔtDS derating value based on the derating tables.
- 11 The test limit for tDS test = tDS(base) + Δ tDS.

tDH(derate), Differential DQ and DM Input Hold Time with Derating Support - Test Method of Implementation

The purpose of this test is to verify that the time interval from the data or data mask (DQ/DM rising/falling edge) hold time to the associated DQS crossing edge is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Data Mask Signal

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- Data Signal, DQ or Data Mask Signal, DM
- Data Strobe Signal, DQS (this must use a differential DQS connection)
- Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 154 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400 DDR2-533		3		Specific	
		Min	Max	Min	Max		Notes
DQ and DM input hold time (differential strobe)	tDH(base)	275	x	225	x	ps	6,7,8,21,28

Parameter	Symbol	DDR2-667 DDR2-800			Specific		
		Min	Max	Min	Max		Notes
DQ and DM input setup time	tDH(base)	175	x	125	x	ps	6,7,8,21,28,31

				DQS, Ī	DQS Differe	ntial Slew	Rate		
		4.0\	4.0V/ns 3.0V/ns				/ns	1.8V/ns	
		Δ tDS	Δ tDH	Δ tDS	Δ tDH	ΔtDS	Δ tDH	Δ tDS	Δ tDH
DQ Slew Rate V/ns	2.0	125	45	125	45	125	45	-	-
	1.5	83	21	83	21	83	21	95	33
	1.0	0	0	0	0	0	0	12	12
	0.9	-	-	-11	-14	-11	-14	1	-2
	0.8	-	-	-	-	-25	-31	-13	-19
	0.7	-	-	-	-	-	-	-31	-42
	0.6	-	-	-	-	-	-	-	-
	0.5	-	-	-	-	-	-	-	-
	0.4	-	-	-	-	-	-	-	-

Table 155 DDR2-400/533 tDS/tDH derating with differential data strobe

Δ tDS, Δ t	DH derating	g values for	DDR2-400), DDR2-5	533 (All un	its in 'ps';	the note a	pplies to t	he entire t	able.)				
			DQS, DQS Differential Slew Rate											
		1.6V	1.6V/ns 1.4V/ns 1.2V/ns 1.0V/ns 0.8V/ns											
		Δ tDS	Δ tDH	∆tDS	Δ tDH	∆tDS	Δ tDH	Δ tDS	Δ tDH	ΔtDS	Δ tDH			
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-	-	-			
	1.5	-	-	-	-	-	-	-	-	-	-			
	1.0	24	24	-	-	-	-	-	-	-	-			
	0.9	13	10	25	22	-	-	-	-	-	-			
	0.8	-1	-7	11	5	23	17	-	-	-	-			
	0.7	-19	-30	-7	-18	5	-6	17	6	-	-			
	0.6	-43	-59	-31	-47	-19	-35	-7	-23	5	-11			
	0.5	-	-	-74	-89	-62	-77	-50	-65	-38	-53			
	0.4	-	-	-	-	-127	-140	-115	-128	-103	-116			

16 Data Timing Tests

			DQS, DQS Differential Slew Rate											
		4.0\	//ns	3.0\	2.0	/ns	1.8V/ns							
		ΔtDS	Δ tDH	Δ tDS	Δ tDH	ΔtDS	Δ tDH	Δ tDS	Δ tDH					
	2.0	100	45	100	45	100	45	-	-					
	1.5	67	21	67	21	67	21	79	33					
	1.0	0	0	0	0	0	0	12	12					
	0.9	-	-	-5	-14	-5	-14	7	-2					
	0.8	-	-	-	-	-13	-31	-1	-19					
	0.7	-	-	-	-	-	-	-10	-42					
	0.6	-	-	-	-	-	-	-	-					
	0.5	-	-	-	-	-	-	-	-					
	0.4	-	-	-	-	-	-	-	-					

Table 156 DDR2-667/800 tDS/tDH derating with differential data strobe

			DQS, DQS Differential Slew Rate											
		1.6V	1.6V/ns 1.4V/ns 1.2V/ns 1.0V/ns 0.8V/ns											
		Δ tDS	Δ tDH	∆tDS	Δ tDH	Δ tDS	Δ tDH	Δ tDS	Δ tDH	ΔtDS	Δ tDH			
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-	-	-			
	1.5	-	-	-	-	-	-	-	-	-	-			
	1.0	24	24	-	-	-	-	-	-	-	-			
	0.9	19	10	31	22	-	-	-	-	-	-			
	0.8	11	-7	23	5	35	17	-	-	-	-			
	0.7	2	-30	14	-18	26	-6	38	6	-	-			
	0.6	-10	-59	2	-47	14	-35	26	-23	38	-11			
	0.5	-	-	-24	-89	-12	-77	0	-65	12	-53			
	0.4	-	-	-	-	-52	-140	-40	-128	-28	-116			




Figure 89 — Illustration of nominal slew rate for tDH (differential DQS, DQS)




Figure 91 — Illustration tangent line for tDH (differential DQS, DQS)

Table 157 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max		
DQ and DM input hold time	tDH(base)	75	x	ps	6,7,8,18,23,26

			DQS, DQS Differential Slew Rate											
		4.0\	4.0V/ns 3.0V/ns				//ns	1.8V/ns						
		ΔtDS	Δ tDH	ΔtDS	Δ tDH	Δ tDS	Δ tDH	Δ tDS	Δ tDH					
	2.0	100	45	100	45	100	45	-	-					
	1.5	67	21	67	21	67	21	79	33					
	1.0	0	0	0	0	0	0	12	12					
	0.9	-	-	-5	-14	-5	-14	7	-2					
	0.8	-	-	-	-	-13	-31	-1	-19					
	0.7	-	-	-	-	-	-	-10	-42					
	0.6	-	-	-	-	-	-	-	-					
	0.5	-	-	-	-	-	-	-	-					
	0.4	-	-	-	-	-	-	-	-					

Table 158 DDR2-1066 tDS/tDH derating with differential data strobe

ΔtD	OS, Δ tDH de	rating value	es for DDR	2-1066 (A	All units in	'ps'; the n	ote applies	to the ent	tire table.)				
			DQS, DQS Differential Slew Rate										
		1.6	1.6V/ns 1.4V/ns 1.2V/ns 1.0V/ns 0.8V/ns										
		Δ tDS	Δ tDH	ΔtDS	Δ tDH	ΔtDS	Δ tDH	ΔtDS	Δ tDH	Δ tDS	Δ tDH		
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-	-	-		
	1.5	-	-	-	-	-	-	-	-	-	-		
	1.0	24	24	-	-	-	-	-	-	-	-		
	0.9	19	10	31	22	-	-	-	-	-	-		
	0.8	11	-7	23	5	35	17	-	-	-	-		
	0.7	2	-30	14	-18	26	-6	38	6	-	-		
	0.6	-10	-59	2	-47	14	-35	26	-23	38	-11		
	0.5	-	-	-24	-89	-12	-77	0	-65	12	-53		
	0.4	-	-	-	-	-52	-140	-40	-128	-28	-116		




Figure 79 - Illustration of nominal slew rate for tDH (differential DQS, DQS)




Figure 80 — Illustration tangent line for tDH (differential DQS, DQS)

Table 159 Data Setup and Hold	Base-Values
-------------------------------	-------------

Symbol			LPDD)R2	Unit	Reference		
	1066	933	800	667	533	466		
tDH(base)	80	105	140	220	300	320	ps	$V_{IH/L(DC)} = V_{REF(DC)} + - 130 mV$

Symbol		LPDD)R2		Unit	Reference			
	400	333	266	200					
tDH(base)	280	400	550	800	ps	$V_{IH/L(DC)} = V_{REF(DC)} + -200 mV$			

		∆t > <- Threshold ->) Threshold -> `		EF(DC) + 2201	mV, V _{IL(AC)}	$= V_{REF(DC)}$ -			
				DQS_t, C	OQS_c Diffe	erential Sle	w Rate		
		4.0\	l/ns	3.0\	//ns	2.0\	l/ns	1.8\	/ns
		Δ tDS	Δ tDH	ΔtDS	Δ tDH	ΔtDS	Δ tDH	ΔtDS	Δ tDH
DQ, DM Slew Rate	2.0	110	65	110	65	110	65	-	-
V/ns	1.5	74	43	73	43	73	43	89	59
	1.0	0	0	0	0	0	0	16	16
	0.9	-	-	-3	-5	-3	-5	13	11
	0.8	-	-	-	-	-8	-13	8	3
	0.7	-	-	-	-	-	-	2	-6
	0.6	-	-	-	-	-	-	-	-
	0.5	-	-	-	-	-	-	-	-
	0.4	-	-	-	-	-	-	-	-


Table 160 Derating Values LPDDR2 tDS/tDH - AC/DC based AC220


		ل د 0 Threshold -> ۷ 0 Threshold -> ۷		EF(DC) + 220i	mV, V _{IL(AC)} :	= V _{REF(DC)} -			
				DQS_t, [OQS_c Diffe	erential Sle	w Rate		
		1.6\	//ns	1.4\	//ns	1.2	/ns	1.0\	//ns
		ΔtDS	Δ tDH	∆ tDS	Δ tDH	ΔtDS	Δ tDH	Δ tDS	Δ tDH
DQ, DM Slew Rate	2.0	-	-	-	-	-	-	-	-
V/ns	1.5	-	-	-	-	-	-	-	-
	1.0	32	32	-	-	-	-	-	-
	0.9	29	27	45	43	-	-	-	-
	0.8	24	19	40	35	56	55	-	-
	0.7	18	10	34	26	50	46	66	78
	0.6	10	-3	26	13	42	33	58	65
	0.5	-	-	4	-4	20	16	36	48
	0.4	-	-	-	-	-7	2	17	34

		0 Threshold -> V 0 Threshold -> V		EF(DC) + 3001	nV, V _{IL(AC)} :	= V _{REF(DC)} -			
				DQS_t, [QS_c Diffe	rential Sle	w Rate		
		4.0	/ns	3.0\	/ns	2.0\	//ns	1.8\	l/ns
		ΔtDS	Δ tDH	ΔtDS	Δ tDH	ΔtDS	Δ tDH	ΔtDS	Δ tDH
DQ, DM Slew Rate	2.0	150	100	150	100	150	100	-	-
V/ns	1.5	100	67	100	67	100	67	116	83
	1.0	0	0	0	0	0	0	16	16
	0.9	-	-	-4	-8	-4	-8	12	8
	0.8	-	-	-	-	-12	-20	4	-4
	0.7	-	-	-	-	-	-	-3	-18
	0.6	-	-	-	-	-	-	-	-
	0.5	-	-	-	-	-	-	-	-
	0.4	-	-	-	-	-	-	-	-

Table 161 Derating Values LPDDR2 tDS/tDH - AC/DC based AC300

		∆t 0 Threshold -> ۷ 0 Threshold -> ۷		EF(DC) + 300i	nV, V _{IL(AC)} :	= V _{REF(DC)} -			
				DQS_t, [OQS_c Diffe	erential Sle	w Rate		
		1.6\	//ns	1.4\	/ns	1.2\	//ns	1.0\	/ns
		ΔtDS	Δ tDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH
DQ, DM Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-
	1.5	-	-	-	-	-	-	-	-
	1.0	32	32	-	-	-	-	-	-
	0.9	28	24	44	40	-	-	-	-
	0.8	20	12	36	28	52	48	-	-
	0.7	13	-2	29	14	45	34	61	66
	0.6	2	-21	18	-5	34	15	50	47
	0.5	-	-	-12	-32	4	-12	20	20
	0.4	-	-	-	-	-35	-40	-11	-8





Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

See Table 43 - DDR2-400/533 tDS/tDH Derating with Differential Data Strobe and Table 44 - DDR2-667/800 tDS/tDH Derating with Differential Data Strobe in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) and Table 42 - DDR2-1066 tDS/tDH Derating with Differential Data Strobe in the *JESD208*.

Also see Table 108 - Data Setup and Hold Base-Values, Table 109 - Derating Values LPDDR2 tDS/tDH - AC/DC Based AC220 and Table 110 - Derating Values LPDDR2 tDS/tDH - AC/DC Based AC300 in the *JESD209-2B*.

PASS Condition

The worst measured tDH shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross $V_{IL(DC)}$ in the burst.
- 4 Find all valid falling DQ crossings that cross $V_{IH(DC)}$ in the same burst.
- 5 For all DQ crossings found, locate all prior DQS crossings that cross 0V.
- **6** tDH is defined as the time between the DQ crossing and the DQS crossing.
- 7 Collect all tDH.
- 8 Find the worst tDH among the measured values and report the value as the test result.
- 9 Measure the mean slew rate for all the DQ and DQS edges.
- 10 Use the mean slew rate for DQ and DQS to determine the Δ tDH derating value based on the derating tables.
- **11** The test limit for tDH test = tDH(base) + Δ tDH.

tDS1(base), Single-Ended DQ and DM Input Setup Time - Test Method of Implementation

The purpose of this test is to verify that the time interval from the data or data mask (DQ/DM rising/falling edge) setup time to the associated DQS edge is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: DDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Data Mask Signal

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- Data Signal, DQ or Data Mask Signal, DM
- Data Strobe Signal, DQS (this must use a single-ended DQS connection)
- Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

 Table 162 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533)

Parameter	Symbol	DDR2-4	00	DDR2-5	33		Specific
		Min	Max	Min	Max		Notes
DQ and DM input setup time (single-ended strobe)	tDS1(base)	25	x	-25	x	ps	6,7,8,25

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) in the *JEDEC Standard JESD79-2E*.

PASS Condition

The worst measured tDS1 shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- **2** Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross $V_{IH(AC)}$ in the burst.
- 4 Find all valid falling DQ crossings that cross $V_{IL(AC)}$ in the same burst.
- 5 For all DQ crossings found, locate all next DQS falling crossings that cross $V_{IH(DC)}$ and all next DQS rising crossing that cross $V_{IL(DC)}$.
- **6** tDS1 is defined as the time between the DQ crossing and the DQS crossing.
- 7 Collect all tDS1.
- 8 Find the worst tDS1 among the measured values and report the value as the test result.
- **9** Measure the nominal slew rate on the DQ and DQS edges where worst tDS1 was found.
 - **a** For DQ/DQS Falling, Slew Rate = ($V_{REF} V_{IL(AC)}$) / tF
 - **b** For DQ Rising, Slew Rate = $(V_{IH(AC)} V_{REF}) / tR$ tF and tR are the transition time respectively.
- 10 Report the nominal slew rate for DQ and DQS.
- 11 Measure the tangent slew rate on the DQ and DQS edges where worst tDS1 was found. The measurement is similar to nominal slew rate, except the transition time is broken into ten parts and the slew rate is measured from a pivot point (V_{REF} or 0V) to each of the ten points. Tangent slew rate is the maximum slew rates measured.
- 12 Report tangent slew rate for DQ and DQS.

tDH1(base), Single-Ended DQ and DM Input Hold Time - Test Method of Implementation

The purpose of this test is to verify that the time interval from the data or data mask (DQ/DM rising/falling edge) hold time to the associated DQS edge is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: DDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Data Mask Signal

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- Data Signal, DQ or Data Mask Signal, DM
- Data Strobe Signal, DQS (this must use a single-ended DQS connection)
- Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

 Table 163 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533)

Parameter	Symbol	DDR2-4	00	DDR2-5	33		Specific
		Min	Max	Min	Max		Notes
DQ and DM input hold time (single-ended strobe)	tDH1(base)	25	x	-25	x	ps	6,7,8,26

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) in the *JEDEC Standard JESD79-2E*.

PASS Condition

The worst measured tDH1 shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross $V_{IL(DC)}$ in the burst.
- 4 Find all valid falling DQ crossings that cross $V_{IH(DC)}$ in the same burst.
- 5 For all DQ crossings found, locate all prior DQS rising crossings that cross V_{IH(AC)} and all prior DQS falling crossings that cross V_{IL(AC)}.
- **6** tDH1 is defined as the time between the DQ crossing and the DQS crossing.
- 7 Collect all tDH1.
- 8 Find the worst tDH1 among the measured values and report the value as the test result.
- **9** Measure the nominal slew rate on the DQ and DQS edges where worst tDH1 was found.
 - **a** For DQ Falling, Slew Rate = ($V_{REF} V_{IL(AC)}$) / tF
 - **b** For DQ Rising, Slew Rate = $(V_{IH(AC)} V_{REF}) / tR$ tF and tR are the transition time respectively.
 - **c** For DQS Rising, Slew Rate = $(V_{HITHRES} 0V) / tR$
 - **d** For DQS Falling, Slew Rate = $(0V V_{LOTHRES}) / tF$ tF and tR are the transition time respectively.
- 10 Report the nominal slew rate for DQ and DQS.
- 11 Measure the tangent slew rate on the DQ and DQS edges where worst tDH1 was found. The measurement is similar to nominal slew rate, except the transition time is broken into ten parts and the slew rate is measured from a pivot point (V_{REF} or 0V) to each of the ten points. Tangent slew rate is the maximum slew rates measured.
- 12 Report tangent slew rate for DQ and DQS.

tDS1(derate), Single-Ended DQ and DM Input Setup Time with Derating Support - Test Method of Implementation

The purpose of this test is to verify that the time interval from the data or data mask (DQ/DM rising/falling edge) setup time to the associated DQS edge is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: DDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Data Mask Signal

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- Data Signal, DQ or Data Mask Signal, DM
- Data Strobe Signal, DQS (this must use a single-ended DQS connection)
- Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

 Table 164 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533)


Parameter	Symbol	DDR2-4	00	DDR2-5	33		Specific	
		Min	Max	Min	Max		Notes	
DQ and DM input setup time (single-ended strobe)	tDS1(base)	25	x	-25	x	ps	6,7,8,25	

16 Data Timing Tests

ΔtDS1, Δ	IDH1 derat	ing values for D	DK2-400, DL		Single-En			ture table.)	
		2.0\	/ns	1.5\	/ns	1.0\	//ns	0.9\	l/ns
		ΔtDS	Δ tDH	ΔtDS	Δ tDH	ΔtDS	Δ tDH	ΔtDS	Δ tDH
DQ Slew Rate V/ns	2.0	188	188	167	146	125	63	-	-
	1.5	146	167	125	125	83	42	81	43
1.(1.0	63	125	42	83	0	0	-2	1
	0.9	-	-	31	69	-11	-14	-13	-13
	0.8	-	-	-	-	-25	-31	-27	-30
	0.7	-	-	-	-	-	-	-45	-53
	0.6	-	-	-	-	-	-	-	-
	0.5	-	-	-	-	-	-	-	-
	0.4	-	-	-	-	-	-	-	-


Table 165 DDR2-400/533 tDS1/tDH1 derating with single-ended data strobe

Δ tDS1, Δ t	tDH1 derat	ting values for	DDR2-4	00, DDR2	-533 (All u	inits in 'ps	; the note	applies to	the entire	table.)	
					DQS, S	Single-Er	nded Slev	v Rate			
		0.8V	/ns	0.7	l/ns	0.6V/ns 0.5V/			/ns 0.4\		
		Δ tDS	Δ tDH	ΔtDS	Δ tDH	Δ tDS	Δ tDH	Δ tDS	Δ tDH	ΔtDS	Δ tDH
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-	-	-
	1.5	-	-	-	-	-	-	-	-	-	-
_	1.0	-7	-13	-	-	-	-	-	-	-	-
	0.9	-18	-27	-29	-45	-	-	-	-	-	-
	0.8	-32	-44	-43	-62	-60	-86	-	-	-	-
	0.7	-50	-67	-61	-85	-78	-109	-108	-152	-	-
	0.6	-74	-96	-85	-114	-102	-138	-132	-181	-183	-246
	0.5	-	-	-128	-156	-145	-180	-175	-223	-226	-288
	0.4	-	-	-	-	-210	-243	-240	-286	-291	-351



NOTE 1 DQS signal must be monotonic between Vil(dc)max and Vih(dc)min.

Figure 86 — Illustration of nominal slew rate for tDS (single-ended DQS)



NOTE DQS signal must be monotonic between Vil(dc)max and Vih(dc)min.

Figure 88 — Illustration of tangent line for tDS (single-ended DQS)

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 45 - DDR2-400/533 tDS1/tDH1 Derating with Single-Ended Data Strobe in the *JEDEC Standard JESD79-2E*.

PASS Condition

The worst measured tDS1 shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross $V_{IH(AC)}$ in the burst.
- 4 Find all valid falling DQ crossings that cross $V_{IL(AC)}$ in the same burst.
- 5 For all DQ crossings found, locate all next DQS falling crossings that cross $V_{IH(DC)}$ and all next DQS rising crossing that cross $V_{IL(DC)}$.
- **6** tDS1 is defined as the time between the DQ crossing and the DQS crossing.
- 7 Collect all tDS1.
- 8 Find the worst tDS1 among the measured values and report the value as the test result.
- 9 Measure the mean slew rate for all the DQ and DQS edges.
- 10 Use the mean slew rate for DQ and DQS to determine the $\Delta tDS1$ derating value based on the derating tables.
- **11** The test limit for tDS1 test = tDS1(base) + Δ tDS1.

tDH1(derate), Single-Ended DQ and DM Input Hold Time with Derating Support - Test Method of Implementation

The purpose of this test is to verify that the time interval from the data or data mask (DQ/DM rising/falling edge) hold time to the associated DQS edge is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: DDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Data Mask Signal

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- Data Signal, DQ or Data Mask Signal, DM
- Data Strobe Signal, DQS (this must use a single-ended DQS connection)
- Chip Select Signal, CS (optional)

Test Definition Notes from the Specification


 Table 166 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533)

Parameter	Symbol	DDR2-4	00	DDR2-5	33		Specific
		Min	Max	Min	Max		Notes
DQ and DM input hold time (single-ended strobe)	tDH1(base)	25	x	-25	x	ps	6,7,8,26

				DQS	Single-En	ded Slew R	ate			
		2.0\	//ns	1.5\	//ns	1.0\	//ns	0.9V/ns		
		ΔtDS	Δ tDH	Δ tDS	Δ tDH	Δ tDS	Δ tDH	Δ tDS	Δ tDH	
DQ Slew Rate V/ns	2.0	188	188	167	146	125	63	-	-	
	1.5	146	167	125	125	83	42	81	43	
1.0	63	125	42	83	0	0	-2	1		
	0.9	-	-	31	69	-11	-14	-13	-13	
	0.8	-	-	-	-	-25	-31	-27	-30	
	0.7	-	-	-	-	-	-	-45	-53	
	0.6	-	-	-	-	-	-	-	-	
	0.5	-	-	-	-	-	-	-	-	
	0.4	-	-	-	-	-	-	-	-	


Table 167 DDR2-400/533 tDS1/tDH1 derating with single-ended data strobe

Δ tDS1, Δ	tDH1 derati	ng values for	r DDR2-4(00, DDR2-	-533 (All u	nits in 'ps	; the note	applies to	the entire	table.)						
					DQS, S	Single-Er	nded Slev	v Rate								
		0.8V	0.8V/ns 0.7V/ns 0.6V/ns 0.5V/ns 0.										0.8V/ns 0.7V/ns 0.6V/ns 0.5V/ns		0.4V	/ns
		Δ tDS	Δ tDH	ΔtDS	Δ tDH	ΔtDS	Δ tDH	Δ tDS	Δ tDH	ΔtDS	Δ tDH					
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-	-	-					
	1.5	-	-	-	-	-	-	-	-	-	-					
	1.0	-7	-13	-	-	-	-	-	-	-	-					
	0.9	-18	-27	-29	-45	-	-	-	-	-	-					
	0.8	-32	-44	-43	-62	-60	-86	-	-	-	-					
	0.7	-50	-67	-61	-85	-78	-109	-108	-152	-	-					
	0.6	-74	-96	-85	-114	-102	-138	-132	-181	-183	-246					
	0.5	-	-	-128	-156	-145	-180	-175	-223	-226	-288					
	0.4	-	-	-	-	-210	-243	-240	-286	-291	-351					



NOTE DQS signal must be monotonic between Vil(dc)max and Vih(dc)min.

Figure 90 - Illustration of nominal slew rate for tDH (single-ended DQS)



NOTE DQS signal must be monotonic between Vil(dc)max and Vih(dc)min.

Figure 92 - Illustration tangent line for tDH (single-ended DQS)

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 45 - DDR2-400/533 tDS1/tDH1 Derating with Single-Ended Data Strobe in the *JEDEC Standard JESD79-2E*.

PASS Condition

The worst measured tDH1 shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross $V_{\rm IL(\rm DC)}$ in the burst.
- 4 Find all valid falling DQ crossings that cross $V_{IH(DC)}$ in the same burst.
- 5 For all DQ crossings found, locate all prior DQS rising crossings that cross $V_{IH(AC)}$ and all prior DQS falling crossings that cross $V_{IL(AC)}$.
- **6** tDH1 is defined as the time between the DQ crossing and the DQS crossing.
- 7 Collect all tDH1.
- 8 Find the worst tDH1 among the measured values and report the value as the test result.
- 9 Measure the mean slew rate for all the DQ and DQS edges.
- 10 Use the mean slew rate for DQ and DQS to determine the Δ tDH1 derating value based on the derating tables.
- **11** The test limit for tDH1 test = tDH1(base) + Δ tDH1.

tVAC (Data), Time Above $V_{IH(AC)}/\text{below}~V_{IL(AC)}$ - Test Method of Implementation

The purpose of this test is to verify that the time the data signal is above $V_{IH}(AC)$ and below $V_{IL}(AC)$ is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

• Data Signal (supported by Data Strobe Signal)

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQS signals from different rank of memory.)


Signals required to perform the test on the oscilloscope:

- Data Signal, DQ
- Data Strobe Signal, DQS
- Chip Select Signal, CK (*optional)

Test Definition Notes from the Specification

Slew Rate	tVAC @ 3	00 mV [ps]	tVAC @ 2	20 mV [ps]
	min	max	min	max
>2.0	75	-	175	-
2.0	57	-	170	-
1.5	50	-	167	-
1.0	38	-	163	1
0.9	34	-	162	-
0.8	29	-	161	-
0.7	22	-	159	-
0.6	13	-	155	-
0.5	0	-	150	-
<0.5	0	-	150	-

Table 168 Required time tVAC above $V_{IH(AC)}$ {below $V_{IL(AC)}$ } for valid transition



Test References

See Table 111 - Required time tVAC above $V_{IH(AC)}$ {below $V_{IL(AC)}$ } for valid transition in the JESD209-2B.

PASS Condition

The worst measured tVAC(Data) should be within the specification limit.

- 1 Acquire and split the read and write bursts in the acquired signal.
- 2 Take the first valid WRITE burst found.
- **3** Find all of the rising/falling DQ crossings at the $V_{IH}(AC)$ and $V_{IL}(AC)$ levels in this burst.
- 4 tVAC(Data) is the time interval starting from a DQ rising $V_{IH}(AC)$ crossing point and ending at the following DQ falling $V_{IH}(AC)$ crossing point.
- 5 tVAC(Data) is also the time interval starting from a DQ falling $V_{IL}(AC)$ crossing point and ending at the following DQ rising $V_{IL}(AC)$ crossing point.
- 6 Collect all tVAC(Data) results.
- 7 Determine the worst result from the set of tVAC(Data) measured.
- 8 Report the worst result from the set of tVAC(Data) measured. No compliance limit checking is performed for this test. You need to manually check the test status (pass/fail) of this test based on the worst tVAC(Data) and slew rate reported.

tDIPW, DQ and DM Input Pulse Width - Test Method of Implementation

The purpose of this test is to verify that the width of the high or low level of the Data signal is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

• Data Signal (supported by Data Strobe Signal)

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQS signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- Data Signal, DQ
- Data Strobe Signal, DQS
- Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 169 LPDDR2 AC Timing Table

Parameter	Symbol		min					LP	DDR2					Unit
		max	t _{CK}	1066	166 933 800 667 533 466^{*5} 400 333 266^{*5} 200^{*5}									
Write Parameters* ¹⁴														
											t _{CK} (avg)			

Test References

See Table 103 - LPDDR2 AC Timing Table in the *JEDEC Standard JESD209-2B*.

PASS Condition

The worst measured tDIPW should be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- **2** Take the first valid WRITE burst found.
- ${\bf 3}~$ Find all of the valid rising and falling DQ crossings at $V_{\rm REF}$ in this burst.
- **4** tDIPW is the time interval starting from a rising/falling edge of the DQ and ending at the following falling/rising edge (the following edge should be in the opposite direction).
- **5** Collect all tDIPW.
- 6 Determine the worst result from the measured tDIPW.

tQHP, Data Half Period - Test Method of Implementation

The purpose of this test is to verify that the width of the high or low level of the Data signal is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

• Data Signal (supported by Data Strobe Signal)

Optional signal(s):

• Chip Select Signal (this signal is used to separate DQS signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- Data Signal, DQ
- Data Strobe Signal, DQS
- Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 170 LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LPD	DR2					Unit
		max	t _{CK}	1066	6 933 800 667 533 466 ^{*5} 400 333 266 ^{*5} 200 ^{*5}									
Read Parameters ^{*14}														
											t _{CK} (avg)			

Test References

See Table 103 - LPDDR2 AC Timing Table in the *JEDEC Standard JESD209-2B*.

PASS Condition

The worst measured tQHP should be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- **2** Take the first valid READ burst found.
- ${\bf 3}~$ Find all of the valid rising and falling DQ crossings at $V_{\rm REF}$ in this burst.
- **4** tQHP is the time interval starting from a rising/falling edge of the DQ and ending at the following falling/rising edge (the following edge should be in the opposite direction).
- 5 Collect all tQHP.
- 6 Determine the worst result from the measured tQHP.

Data Timing Tests



17

N5413B DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation

Command and Address Timing (CAT) Tests

Probing for Command Address Timing Tests 384

- tlS(base) Address and Control Input Setup Time Test Method of Implementation 386
- tIH(base) Address and Control Input Hold Time Test Method of Implementation 390
- tlS(derate) Address and Control Input Setup Time with Derating Support -Test Method of Implementation 394
- tlH(derate) Address and Control Input Hold Time with Derating Support -Test Method of Implementation 407
- tVAC (CS, CA), Time Above VIH(AC)/below VIL(AC) Test Method of Implementation 420


This section provides the Methods of Implementation (MOIs) for Command and Address Timing tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

NOTE

Both XYZ# and \overline{XYZ} are referring to compliment. Thus, CK# is the same as \overline{CK} .

Probing for Command Address Timing Tests

When performing the Command Address Timing tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for Command Address Timing tests may look similar to the following diagrams. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance Test application for the exact number of probe connections. Typically, you need minimum three probe connections to run the tests.



InfiniiMax solder-in probes

Figure 30 Probing for Command Address Timing Tests with Three Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 30 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 451.

Test Procedure

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 39.
- 2 Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is

attached. This software will perform test on all the unused RAM on the system by producing repetitive burst of read-write data signals to the DDR2/LPDDR2 memory.

- **3** Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- **5** In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For Command Address Timing Tests that support DDR2, you can select any speed grade within the selection: DDR2-400, DDR2-533, DDR2-667, DDR2-800, DDR2-1066. To select a LPDDR2 Speed Grade option (for tests that support LPDDR2), check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 31 Selecting Command Address Timing Tests

9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

tlS(base) - Address and Control Input Setup Time - Test Method of Implementation

The purpose of this test is to verify that the time interval from the address or control or command/address (rising or falling edge) setup time to the associated clock crossing edge is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Address Signal OR Control Signal OR Command/Address
- Clock Signal

Signals required to perform the test on the oscilloscope:

- Address Signal OR Control Signal OR Command/Address
- Clock Signal

Test Definition Notes from the Specification

Table 171 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400	DDR2-400 D				Specific	
		Min	Max	Min	Max		Notes	
Address and control input setup time	tlS(base)	350	x	250	x	ps	5,7,9,22	

Parameter	Symbol	DDR2-667		DDR2-800			Specific
		Min	Max	Min	Max		Notes
Address and control input setup time	tIS(base)	200	x	175	x	ps	5,7,9,22,29





Table 172 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		DDR2-1066		Units	Specific Notes
		Min	Max				
Address and control input setup time	tlS(base)	125	x	ps	5,7,9,19, 24		




17 Command and Address Timing (CAT) Tests

Symbol			LPDD)R2			Unit	Reference
	1066	933	800	667	533	466		
tIS(base)	0	30	70	150	240	300	ps	$V_{IH/L(AC)} = V_{REF(DC)} + /- 220mV$

Table 173 CA and CS_n Setup and Hold Base-Values for 1V/ns

Symbol		LPDD)R2		Unit	Reference
	400	333	266	200		
tlS(base)	300	440	600	850	ps	$V_{IH/L(AC)} = V_{REF(DC)} + /- 300 \text{mV}$



Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

Also see Table 104 - CA and CS_n Setup and Hold Base-Values for 1V/ns in the *JESD209-2B*.

PASS Condition

The measured time interval between the address/control setup time and the respective clock crossing point should be within the specification limit.

- **1** Pre-condition the oscilloscope settings.
- **2** Trigger on both edges (rising or falling) of the address/control signal under test.
- 3 Find all of the crossings on the rising edge of the signal under test that cross $V_{IH(AC)}$.
- 4 Find all of the crossing on the falling edge of the signal under test that cross $V_{\rm IL(AC)}.$
- **5** For all crossings, locate the nearest Clock crossing on the right that crosses 0V.
- **6** Take the time difference between the signal under test's crossing and the corresponding clock crossing as tIS.
- 7 Collect all measured tIS.
- 8 Report the worst tIS measured as the test result.
- 9 Compare the test result against the compliance test limit.

tlH(base) - Address and Control Input Hold Time - Test Method of Implementation

The purpose of this test is to verify that the time interval from the address or control or command/address (rising or falling edge) hold time to the associated clock crossing edge is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Address Signal OR Control Signal OR Command/Address
- Clock Signal

Signals required to perform the test on the oscilloscope:

- Address Signal OR Control Signal OR Command/Address
- Clock Signal

Test Definition Notes from the Specification

Table 174 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533			Specific	
		Min	Max	Min	Max		Notes	
Address and control input hold time	tIH(base)	475	x	375	x	ps	5,7,9,23	

Parameter	Symbol	DDR2-667		DDR2-800			Specific
		Min	Max	Min	Max		Notes
Address and control input hold time	tIH(base)	275	x	250	x	ps	5,7,9,23,29





Table 175 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066 U		DDR2-1066		Units	Specific Notes
		Min	Max				
Address and control input hold time	tIH(base)	200	x	ps	5,7,9,20,24		




17 Command and Address Timing (CAT) Tests

Symbol			LPDD)R2			Unit	Reference
	1066	933	800	667	533	466		
tlH(base)	90	120	160	240	330	390	ps	$V_{IH/L(AC)} = V_{REF(DC)} + - 130 mV$

Table 176 CA and CS_n Setup and Hold Base-Values for 1V/ns

Symbol		LPDD)R2		Unit	Reference
	400	333	266	200		
tlH(base)	400	540	700	950	ps	$V_{IH/L(AC)} = V_{REF(DC)} + /- 200 mV$



Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

Also see Table 104 - CA and CS_n Setup and Hold Base-Values for 1V/ns in the *JESD209-2B*.

PASS Condition

The measured time interval between the address/control hold time and the respective clock crossing point should be within the specification limit.

- **1** Pre-condition the oscilloscope settings.
- **2** Trigger on both edges (rising or falling) of the address/control signal under test.
- **3** Find all of the crossings on the rising edge of the signal under test that cross V_{IL(DC)}.
- 4 Find all of the crossing on the falling edge of the signal under test that cross $V_{\rm IH(\rm DC)}.$
- **5** For all crossings, locate the nearest Clock crossing on the left that crosses 0V.
- **6** Take the time difference between the signal under test's crossing and the corresponding clock crossing as tIH.
- 7 Collect all measured tIH.
- 8 Report the worst tIH measured as the test result.
- 9 Compare the test result against the compliance test limit.

tlS(derate) - Address and Control Input Setup Time with Derating Support -Test Method of Implementation

The purpose of this test is to verify that the time interval from the address or control or command/address (rising or falling edge) setup time to the associated clock crossing edge is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Address Signal OR Control Signal OR Command/Address
- Clock Signal

Signals required to perform the test on the oscilloscope:

- Address Signal OR Control Signal OR Command/Address
- Clock Signal

Test Definition Notes from the Specification

 Table 177 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533			Specific	
		Min	Max	Min	Max		Notes	
Address and control input setup time	tlS(base)	350	x	250	x	ps	5,7,9,22	

Parameter	Symbol	DDR2-667		DDR2-800			Specific
		Min	Max	Min	Max		Notes
Address and control input setup time	tIS(base)	200	x	175	x	ps	5,7,9,22,29

		tIS, tIH	Derating Valu	ues for DDR	2-400, DDR2	2-533			
				СК, С	K Different	ial Slew R	ate		
		2.0V	/ns	1.5V	/ns	1.0V	/ns		
		ΔtIS	Δ tIH	ΔtIS	ΔtIH	ΔtIS	Δ tIH	Units	Notes
Com-	4.0	+187	+94	+217	+124	+247	+154	ps	1
mand/Address Slew Rate V/ns	3.5	+179	+89	+209	+119	+239	+149		
	3.0	+167	+83	+197	+113	+227	+143		
	2.5	+150	+75	+180	+105	+210	+135		
	2.0	+125	+45	+155	+75	+185	+105		
	1.5	+83	+21	+113	+51	+143	+81		
	1.0	0	0	+30	+30	+60	+60	-	
	0.9	-11	-14	+19	+16	+49	+46		
	0.8	-25	-31	+5	-1	+35	+29	-	
	0.7	-43	-54	-13	-24	+17	+6	-	
	0.6	-67	-83	-37	-53	-7	-23	-	
	0.5	-110	-125	-80	-95	-50	-65	-	
	0.4	-175	-188	-145	-158	-115	-128	-	
	0.3	-285	-292	-255	-262	-225	-232	-	
	0.25	-350	-375	-320	-345	-290	-315		
	0.2	-525	-500	-495	-470	-455	-440		
	0.15	-800	-708	-770	-678	-740	-648		
	0.1	-1450	-1125	-1420	-1095	-1390	-1065		

Table 178 Derating Values for DDR2-400, DDR2-533

		Δ tIS and Δ	tIH Derating	Values for D	DR2-667, DI	DR2-800			
		CK, CK Differential Slew Rate							
		2.0V/ns		1.5V/ns		1.0V/ns			
		ΔtIS	Δ tIH	ΔtIS	Δ tIH	ΔtIS	ΔtIH	Units	Notes
Com- mand/Address Slew Rate V/ns	4.0	+150	+94	+180	+124	+210	+154	ps	1
	3.5	+143	+89	+173	+119	+203	+149		
	3.0	+133	+83	+163	+113	+193	+143		
	2.5	+120	+75	+150	+105	+180	+135		
	2.0	+100	+45	+130	+75	+160	+105		
	1.5	+67	+21	+97	+51	+127	+81		
	1.0	0	0	+30	+30	+60	+60		
	0.9	-5	-14	+25	+16	+55	+46		
	0.8	-13	-31	+17	-1	+47	+29		
	0.7	-22	-54	+8	-24	+38	+6		
	0.6	-34	-83	-4	-53	+26	-23		
	0.5	-60	-125	-30	-95	0	-65		
	0.4	-100	-188	-70	-158	-40	-128		
	0.3	-168	-292	-138	-262	-108	-232		
	0.25	-200	-375	-170	-345	-140	-315		
	0.2	-325	-500	-295	-470	-265	-440		
	0.15	-517	-708	-487	-678	-457	-648		
	0.1	-1000	-1125	-970	-1095	-940	-1065		

Table 179 Derating Values for DDR2-667, DDR2-800




Figure 93 - Illustration of nominal slew rate for tIS




Figure 94 — Illustration of tangent line for IIS

Table 180 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066	DR2-1066		Specific Notes
		Min	Max		
Address and control input setup time	tlS(base)	125	x	ps	5,7,9,19, 24

		ΔtIS :	and Δ tIH Der	ating Values	for DDR2-1	066			
				CK, (K Differen	tial Slew R	ate		
		2.0V	/ns	1.5V	/ns	1.0V/ns			
		ΔtIS	Δ tIH	ΔtIS	Δ tIH	ΔtIS	Δ tIH	Units	Notes
Com-	4.0	+150	+94	+180	+124	+210	+154	ps	1
mand/Address Slew Rate V/ns	3.5	+143	+89	+173	+119	+203	+149]	
	3.0	+133	+83	+163	+113	+193	+143		
	2.5	+120	+75	+150	+105	+180	+135		
	2.0	+100	+45	+130	+75	+160	+105	-	
	1.5	+67	+21	+97	+51	+127	+81		
	1.0	0	0	+30	+30	+60	+60		
	0.9	-5	-14	+25	+16	+55	+46		
	0.8	-13	-31	+17	-1	+47	+29		
	0.7	-22	-54	+8	-24	+38	+6		
	0.6	-34	-83	-4	-53	+26	-23		
	0.5	-60	-125	-30	-95	0	-65		
	0.4	-100	-188	-70	-158	-40	-128		
	0.3	-168	-292	-138	-262	-108	-232		
	0.25	-200	-375	-170	-345	-140	-315		
	0.2	-325	-500	-295	-470	-265	-440	1	
	0.15	-517	-708	-487	-678	-457	-648		
	0.1	-1000	-1125	-970	-1095	-940	-1065	1	

Table 181 Derating Values for DDR2-1066

17 Command and Address Timing (CAT) Tests




Figure 81 - Illustration of nominal slew rate for tIS




Figure 82 - Illustration of tangent line for tIS

Table 182 CA and CS_n Setup and Hold Base-Values for 1V/ns

Symbol			LPDD)R2			Unit	Reference
	1066	933	800	667	533	466		
tlS(base)	0	30	70	150	240	300	ps	$V_{IH/L(AC)} = V_{REF(DC)} + /- 220mV$

Symbol		LPDD)R2		Unit	Reference
	400	333	266	200		
tlS(base)	300	440	600	850	ps	$V_{IH/L(AC)} = V_{REF(DC)} + -300 mV$

17 Command and Address Timing (CAT) Tests

		ک ۲hreshold -> ۲ Threshold -> ۲		EF(DC) + 220r	nV, V _{IL(AC)} =	= V _{REF(DC)} -			
				CK_t, C	K_c Differ	ential Slew	Rate		
		4.0\	//ns	3.0\	/ns	2.0\	//ns	1.8V	/ns
		ΔtIS	Δ tIH	ΔtIS	Δ tIH	ΔtIS	Δ tIH	ΔtIS	Δ tIH
CA, CS_n Slew	2.0	110	65	110	65	110	65	-	-
Rate V/ns	1.5	74	43	73	43	73	43	89	59
	1.0	0	0	0	0	0	0	16	16
	0.9	-	-	-3	-5	-3	-5	13	11
	0.8	-	-	-	-	-8	-13	8	3
	0.7	-	-	-	-	-	-	2	-6
	0.6	-	-	-	-	-	-	-	-
	0.5	-	-	-	-	-	-	-	-
	0.4	-	-	-	-	-	-	-	-


Table 183 Derating Values LPDDR2 tIS/tIH - AC/DC based AC220


		ک ۲ -> ۲ Threshold ۲ -> ۲ Threshold		EF(DC) + 220r	nV, V _{IL(AC)} =	= V _{REF(DC)} -						
				CK_t, C	K_c Differ	ential Slew	Rate					
		1.6\	1.6V/ns 1.4V/ns 1.2V/ns 1.0V/ns									
		ΔtIS	Δ tIH	ΔtIS	Δ tIH	ΔtIS	Δ tIH	ΔtIS	∆tIH			
CA, CS_n Slew	2.0	-	-	-	-	-	-	-	-			
Rate V/ns	1.5	-	-	-	-	-	-	-	-			
	1.0	32	32	-	-	-	-	-	-			
	0.9	29	27	45	43	-	-	-	-			
	0.8	24	19	40	35	56	55	-	-			
	0.7	18	10	34	26	50	46	66	78			
	0.6	10	-3	26	13	42	33	58	65			
	0.5	-	-	4	-4	20	16	36	48			
	0.4	-	-	-	-	-7	2	17	34			

		Δ Threshold -> V Threshold -> V		EF(DC) + 3001	nV, V _{IL(AC)} :	= V _{REF(DC)} -			
				1	K_c Differ	1			
		4.0V	/ns	3.0\	l/ns	2.0	/ns	1.8V	/ns
		ΔtIS	Δ tIH	ΔtIS	Δ tIH	ΔtIS	Δ tIH	ΔtIS	Δ tIH
CA, CS_n Slew Rate V/ns	2.0	150	100	150	100	150	100	-	-
	1.5	100	67	100	67	100	67	116	83
	1.0	0	0	0	0	0	0	16	16
	0.9	-	-	-4	-8	-4	-8	12	8
	0.8	-	-	-	-	-12	-20	4	-4
	0.7	-	-	-	-	-	-	-3	-18
	0.6	-	-	-	-	-	-	-	-
	0.5	-	-	-	-	-	-	-	-
	0.4	-	-	-	-	-	-	-	-

Table 184 Derating Values LPDDR2 tIS/tIH - AC/DC based AC300

		لا ۲ -> ۲ Threshold -> ۲ ۲ -> ۲ Threshold		EF(DC) + 300r	nV, V _{IL(AC)} =	= V _{REF(DC)} -						
				CK_t, C	K_c Differe	ential Slew	Rate					
		1.6\	1.6V/ns 1.4V/ns 1.2V/ns 1.0V/ns									
		ΔtIS	Δ tIH	ΔtIS	Δ tIH	ΔtIS	ΔtIH	ΔtIS	Δ tIH			
CA, CS_n Slew	2.0	-	-	-	-	-	-	-	-			
Rate V/ns	1.5	-	-	-	-	-	-	-	-			
	1.0	32	32	-	-	-	-	-	-			
	0.9	28	24	44	40	-	-	-	-			
	0.8	20	12	36	28	52	48	-	-			
	0.7	13	-2	29	14	45	34	61	66			
	0.6	2	-21	18	-5	34	15	50	47			
	0.5	-	-	-12	-32	4	-12	20	20			
	0.4	-	-	-	-	-35	-40	-11	-8			





Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

See Table 46 - Derating Values for DDR2-400, DDR2-533 and Table 47 - Derating Values for DDR2-667, DDR2-800 in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) and Table 43 - Derating Values for DDR2-1066 in the *JESD208*.

Also see Table 104 - CA and CS_n Setup and Hold Base-Values for 1V/ns, Table 105 - Derating Values LPDDR2 tIS/tIH - AC/DC Based AC220 and Table 106 - Derating Values LPDDR2 tIS/tIH - AC/DC Based AC300 in the *JESD209-2B*.

PASS Condition

The measured time interval between the address/control setup time and the respective clock crossing point should be within the specification limit.

- **1** Pre-condition the oscilloscope settings.
- **2** Trigger on both edges (rising or falling) of the address/control signal under test.
- 3 Find all of the crossings on the rising edge of the signal under test that cross $V_{IH(AC)}$.
- 4 Find all of the crossing on the falling edge of the signal under test that cross $V_{\rm IL(AC)}\!.$
- **5** For all crossings, locate the nearest Clock crossing on the right that crosses 0V.
- **6** Take the time difference between the signal under test's crossing and the corresponding clock crossing as tIS.
- 7 Collect all measured tIS.
- 8 Report the worst tIS measured as the test result.
- 9 Measure the mean slew rate for all the ADD/CMD and CK edges.
- 10 Use the mean slew rate for ADD/CMD and CK to determine the ΔtIS derating value based on the derating tables.
- **11** The test limit for tIS test = tIS(base) + Δ tIS.

tlH(derate) - Address and Control Input Hold Time with Derating Support -Test Method of Implementation

The purpose of this test is to verify that the time interval from the address or control or command/address (rising or falling edge) hold time to the associated clock crossing edge is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Address Signal OR Control Signal OR Command/Address
- Clock Signal

Signals required to perform the test on the oscilloscope:

- Address Signal OR Control Signal OR Command/Address
- Clock Signal

Test Definition Notes from the Specification

Table 185 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400	DDR2-400		DDR2-533		Specific	
		Min Max I		Min	Max		Notes	
Address and control input hold time	tIH(base)	475	x	375	x	ps	5,7,9,23	

Parameter	Symbol	DDR2-667 DDR2-800 I			Specific		
		Min	Max	Min	Max		Notes
Address and control input hold time	tIH(base)	275	x	250	x	ps	5,7,9,23,29

		tIS, tIH	Derating Valu	ues for DDR	2-400, DDR2	2-533			
				СК, С	K Different	tial Slew R	ate		
		2.0V	/ns	1.5V	/ns	1.0V/ns			
		ΔtIS	Δ tIH	ΔtIS	ΔtIH	ΔtIS	Δ tIH	Units	Notes
Com-	4.0	+187	+94	+217	+124	+247	+154	ps	1
mand/Address Slew Rate V/ns	3.5	+179	+89	+209	+119	+239	+149	-	
	3.0	+167	+83	+197	+113	+227	+143	-	
	2.5	+150	+75	+180	+105	+210	+135	-	
	2.0	+125	+45	+155	+75	+185	+105	-	
	1.5	+83	+21	+113	+51	+143	+81		
	1.0	0	0	+30	+30	+60	+60		
	0.9	-11	-14	+19	+16	+49	+46		
	0.8	-25	-31	+5	-1	+35	+29		
	0.7	-43	-54	-13	-24	+17	+6	-	
	0.6	-67	-83	-37	-53	-7	-23	-	
	0.5	-110	-125	-80	-95	-50	-65	-	
	0.4	-175	-188	-145	-158	-115	-128	-	
	0.3	-285	-292	-255	-262	-225	-232	-	
	0.25	-350	-375	-320	-345	-290	-315		
	0.2	-525	-500	-495	-470	-455	-440		
	0.15	-800	-708	-770	-678	-740	-648		
	0.1	-1450	-1125	-1420	-1095	-1390	-1065		

Table 186 Derating Values for DDR2-400, DDR2-533

				СК, С	K Different	ial Slew R	ate		
		2.0V	/ns	1.5V	/ns	1.0V/ns			
		ΔtIS	ΔtIH	ΔtIS	Δ tIH	ΔtIS	Δ tIH	Units	Notes
Com-	4.0	+150	+94	+180	+124	+210	+154	ps	1
mand/Address Slew Rate V/ns	3.5	+143	+89	+173	+119	+203	+149		
	3.0	+133	+83	+163	+113	+193	+143		
	2.5	+120	+75	+150	+105	+180	+135		
	2.0	+100	+45	+130	+75	+160	+105		
	1.5	+67	+21	+97	+51	+127	+81	-	
	1.0	0	0	+30	+30	+60	+60		
	0.9	-5	-14	+25	+16	+55	+46		
	0.8	-13	-31	+17	-1	+47	+29		
	0.7	-22	-54	+8	-24	+38	+6		
	0.6	-34	-83	-4	-53	+26	-23		
	0.5	-60	-125	-30	-95	0	-65		
	0.4	-100	-188	-70	-158	-40	-128		
	0.3	-168	-292	-138	-262	-108	-232		
	0.25	-200	-375	-170	-345	-140	-315	1	
	0.2	-325	-500	-295	-470	-265	-440	1	
	0.15	-517	-708	-487	-678	-457	-648	1	
	0.1	-1000	-1125	-970	-1095	-940	-1065	1	

Table 187 Derating Values for DDR2-667, DDR2-800




Figure 95 - Illustration of nominal slew rate for tIH




Figure 96 — Illustration tangent line for tIH

Table 188 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066	DDR2-1066 L		1066 Units		Specific Notes
		Min	Max				
Address and control input hold time	tIH(base)	200	x	ps	5,7,9,20,24		

Table 189 Derating Values for DDR2-1066

		Δ tIS a	and Δ tIH Dera	ating Values	for DDR2-10	066						
			CK, CK Differential Slew Rate									
		2.0V/ns		1.5V	/ns	1.0V/ns						
		ΔtIS	Δ tIH	ΔtIS	ΔtIH	ΔtIS	Δ tIH	Units	Notes			
Com- mand/Address Slew Rate V/ns	4.0	+150	+94	+180	+124	+210	+154	ps	1			
	3.5	+143	+89	+173	+119	+203	+149					
	3.0	+133	+83	+163	+113	+193	+143					
	2.5	+120	+75	+150	+105	+180	+135	-				
	2.0	+100	+45	+130	+75	+160	+105					
	1.5	+67	+21	+97	+51	+127	+81					
	1.0	0	0	+30	+30	+60	+60					
	0.9	-5	-14	+25	+16	+55	+46					
	0.8	-13	-31	+17	-1	+47	+29					
	0.7	-22	-54	+8	-24	+38	+6					
	0.6	-34	-83	-4	-53	+26	-23					
	0.5	-60	-125	-30	-95	0	-65					
	0.4	-100	-188	-70	-158	-40	-128					
	0.3	-168	-292	-138	-262	-108	-232					
	0.25	-200	-375	-170	-345	-140	-315	-				
	0.2	-325	-500	-295	-470	-265	-440					
	0.15	-517	-708	-487	-678	-457	-648					
	0.1	-1000	-1125	-970	-1095	-940	-1065	1				




Figure 83 - Illustration of nominal slew rate for tIH






Table 190 CA and CS_n Setup and Hold Base-Values for 1V/ns

Symbol			LPDD)R2	Unit	Reference		
	1066	933	800	667	533	466		
tlH(base)	90	120	160	240	330	390	ps	$V_{IH/L(AC)} = V_{REF(DC)} + /- 130mV$

Symbol	LPDDR2					Reference
	400	333	266	200		
tlH(base)	400	540	700	950	ps	$V_{IH/L(AC)} = V_{REF(DC)} + /- 200 mV$

		∆ Threshold -> \ Threshold -> \		$E_{F(DC)} + 220r$	nV, V _{IL(AC)} =	= V _{REF(DC)} -				
			CK_t, CK_c Differential Slew Rate							
		4.0V	/ns	3.0V	/ns	2.0	/ns	1.8V	/ns	
	_	ΔtIS	Δ tIH	ΔtIS	Δ tIH	ΔtIS	ΔtIH	ΔtIS	Δ tIH	
CA, CS_n Slew	2.0	110	65	110	65	110	65	-	-	
Rate V/ns	1.5	74	43	73	43	73	43	89	59	
	1.0	0	0	0	0	0	0	16	16	
	0.9	-	-	-3	-5	-3	-5	13	11	
	0.8	-	-	-	-	-8	-13	8	3	
	0.7	-	-	-	-	-	-	2	-6	
	0.6	-	-	-	-	-	-	-	-	
	0.5	-	-	-	-	-	-	-	-	
	0.4	-	-	-	-	-	-	-	-	

Table 191 Derating Values LPDDR2 tIS/tIH - AC/DC based AC220


		لا ۲ -> ۲ Threshold ۱ Threshold -> ۲		EF(DC) + 220r	nV, V _{IL(AC)} =	= V _{REF(DC)} -				
			CK_t, CK_c Differential Slew Rate							
		1.6\	l/ns	1.4V	/ns	1.2V	/ns	1.0V	/ns	
		ΔtIS	Δ tIH	∆tIS	Δ tIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	
CA, CS_n Slew	2.0	-	-	-	-	-	-	-	-	
Rate V/ns	1.5	-	-	-	-	-	-	-	-	
	1.0	32	32	-	-	-	-	-	-	
	0.9	29	27	45	43	-	-	-	-	
	0.8	24	19	40	35	56	55	-	-	
	0.7	18	10	34	26	50	46	66	78	
	0.6	10	-3	26	13	42	33	58	65	
	0.5	-	-	4	-4	20	16	36	48	
	0.4	-	-	-	-	-7	2	17	34	


17 Command and Address Timing (CAT) Tests

		∆ Threshold -> V Threshold -> V		F(DC) + 300r	nV, V _{IL(AC)} =	= V _{REF(DC)} -				
			CK_t, CK_c Differential Slew Rate							
		4.0	/ns	3.0V	/ns	2.0V	/ns	1.8V	/ns	
		ΔtIS	Δ tIH	ΔtIS	Δ tIH	ΔtIS	Δ tIH	ΔtIS	Δ tIH	
CA, CS_n Slew	2.0	150	100	150	100	150	100	-	-	
Rate V/ns	1.5	100	67	100	67	100	67	116	83	
	1.0	0	0	0	0	0	0	16	16	
	0.9	-	-	-4	-8	-4	-8	12	8	
	0.8	-	-	-	-	-12	-20	4	-4	
	0.7	-	-	-	-	-	-	-3	-18	
	0.6	-	-	-	-	-	-	-	-	
	0.5	-	-	-	-	-	-	-	-	
	0.4	-	-	-	-	-	-	-	-	

Table 192 Derating Values LPDDR2 tIS/tIH - AC/DC based AC300

		ک ۲hreshold -> ۲ Threshold -> ۲		EF(DC) + 300r	nV, V _{IL(AC)} =	= V _{REF(DC)} -					
			CK_t, CK_c Differential Slew Rate								
		1.6\	l/ns	1.4	/ns	1.2V	/ns	1.0V	/ns		
		ΔtIS	Δ tIH	ΔtIS	Δ tIH	ΔtIS	ΔtIH	ΔtIS	∆tIH		
CA, CS_n Slew	2.0	-	-	-	-	-	-	-	-		
Rate V/ns	1.5	-	-	-	-	-	-	-	-		
	1.0	32	32	-	-	-	-	-	-		
	0.9	28	24	44	40	-	-	-	-		
	0.8	20	12	36	28	52	48	-	-		
	0.7	13	-2	29	14	45	34	61	66		
	0.6	2	-21	18	-5	34	15	50	47		
	0.5	-	-	-12	-32	4	-12	20	20		
	0.4	-	-	-	-	-35	-40	-11	-8		





Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

See Table 46 - Derating Values for DDR2-400, DDR2-533 and Table 47 - Derating Values for DDR2-667, DDR2-800 in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) and Table 43 - Derating Values for DDR2-1066 in the *JESD208*.

Also see Table 104 - CA and CS_n Setup and Hold Base-Values for 1V/ns, Table 105 - Derating Values LPDDR2 tIS/tIH - AC/DC Based AC220 and Table 106 - Derating Values LPDDR2 tIS/tIH - AC/DC Based AC300 in the *JESD209-2B*.

PASS Condition

The measured time interval between the address/control hold time and the respective clock crossing point should be within the specification limit.

- **1** Pre-condition the oscilloscope settings.
- **2** Trigger on both edges (rising or falling) of the address/control signal under test.
- 3 Find all of the crossings on the rising edge of the signal under test that cross $V_{IL(DC)}$.
- 4 Find all of the crossing on the falling edge of the signal under test that cross $V_{\rm IH(\rm DC)}$
- **5** For all crossings, locate the nearest Clock crossing on the left that crosses 0V.
- **6** Take the time difference between the signal under test's crossing and the corresponding clock crossing as tIH.
- 7 Collect all measured tIH.
- 8 Report the worst tIH measured as the test result.
- 9 Measure the mean slew rate for all the ADD/CMD and CK edges.
- 10 Use the mean slew rate for ADD/CMD and CK to determine the Δ tIH derating value based on the derating tables.
- **11** The test limit for tIH test = tIH(base) + Δ tIH.

tVAC (CS, CA), Time Above $V_{IH(AC)}/\text{below}~V_{IL(AC)}$ - Test Method of Implementation

The purpose of this test is to verify that the time the command/address signal is above $V_{IH}(AC)$ and below $V_{IL}(AC)$ is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Address Signal (DDR2 only) OR
- Command/Address Signal (LPDDR2 only) OR
- Control Signal


Signals required to perform the test on the oscilloscope:

- Address Signal (DDR2 only) OR
- Command/Address Signal (LPDDR2 only) OR
- Control Signal

Test Definition Notes from the Specification

Slew Rate	tVAC @ 3	00 mV [ps]	tVAC @ 2	D 220 mV [ps]	
	min	max	min	max	
>2.0	75	-	175	-	
2.0	57	-	170	-	
1.5	50	-	167	-	
1.0	38	-	163	1	
0.9	34	-	162	-	
0.8	29	-	161	-	
0.7	22	-	159	-	
0.6	13	-	155	-	
0.5	0	-	150	-	
<0.5	0	-	150	-	

Table 193 Required time tVAC above $V_{\mathsf{IH}(\mathsf{AC})}$ {below $V_{\mathsf{IL}(\mathsf{AC})}\}$ for valid transition



Test References

See Table 107 - Required time tVAC above $V_{IH(AC)}$ {below $V_{IL(AC)}\}$ for valid transition in the JESD209-2B.

PASS Condition

The worst measured tVAC(CS,CA) should be within the specification limit.

- 1 Pre-condition the oscilloscope setting.
- 2 Trigger on either a rising or falling edge of the command/address/control signal under test.

- 3 Find all of the rising/falling edges of the signal under tests that cross $V_{\rm IL}(\rm AC).$
- 4 Find all of the rising/falling edges of the signal under tests that cross $V_{\rm IH}(\rm AC).$
- 5 tVAC(CS,CA) is the time interval starting from a rising $V_{IH}(AC)$ crossing point and ending at the following falling $V_{IH}(AC)$ crossing point.
- 6 tVAC(CS,CA) is also the time interval starting from a falling $V_{IL}(AC)$ crossing point and ending at the following rising $V_{IL}(AC)$ crossing point.
- 7 Collect all tVAC(CS,CA) results.
- 8 Determine the worst result from the set of tVAC(CS,CA) measured.
- **9** Report the worst result from the set of tVAC(CS,CA) measured. No compliance limit checking is performed for this test. You need to manually check the test status (pass/fail) of this test based on the worst tVAC(CS,CA) and slew rate reported.

17 Command and Address Timing (CAT) Tests



N5413B DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation

18 Custom Mode Read-Write Eye-Diagram Tests

Probing for Custom Mode Read-Write Eye Diagram Tests 426
User Defined Real-Time Eye Diagram Test for Read Cycle Method of Implementation 430
User Defined Real-Time Eye Diagram Test for Write Cycle Method of

Implementation 432

This section provides the Methods of Implementation (MOIs) for Advanced Debug Mode Read-Write Eye-Diagram tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

Probing for Custom Mode Read-Write Eye Diagram Tests

When performing the Custom Mode Read-Write Eye Diagram tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections as shown in Figure 32.




Figure 32 Probing for Custom Mode Read-Write Eye Diagram Tests

You can use any of the oscilloscope channels as the Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 32 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 451.

Test Procedure

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 39.
- 2 Ensure that the RAM reliability test software is running on the computer systems where the DDR2/LPDDR2 Device Under Test (DUT) is attached. This software will perform a test on all the unused RAM on the system by producing repetitive bursts of read-write data signals to the DDR2/LPDDR2 memory.

- **3** Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- 4 Connect the oscilloscope probes to any of the oscilloscope channels.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select Custom as the Test Mode option. This selection shows additional command buttons Set Mask File and Derate Table File.

DDR2(+LP) T	est DDR2(+LP) Device 1 *	
	Tools Help	
Task Flow _	Set Up Select Tests Configure Connect Run Tests Results Html Report DDR2(+LP) Test Environment Setup Device Under Test (DUT) Test Mode Device Identifier:	
Select Tests Configure	400 • [MT/s] Compliance Change Setting InfiniiSim Setup Key in any value Set Mask File Derate Table File Derate Table File	
Connect Run Tests	Low Power w instructions to describe your test environment Connection: UNKNOWN	

Figure 33 Selecting Custom Test Mode

7 Click the **Set Mask File** button to view or select test mask files for eye diagram tests.



Figure 34 Selecting Test Mask for Eye Diagram Tests

- 8 Advanced Debug Mode also allows you to type in the data rate of the DUT signal.
- **9** Type in or select the Device Identifier as well as the User Description from the drop-down list. Enter your comments in the Comments text box.

10 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 35 Selecting Advanced Debug Read-Write Eye-Diagram Tests

11 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

User Defined Real-Time Eye Diagram Test for Read Cycle Method of Implementation

The Advanced Debug Mode Read-Write Eye Diagram test can be divided into two subtests. One of them is the User Defined Real-Time Eye Diagram Test for Read Cycle. There is no available specification on the eye test in JEDEC specifications. Mask testing is definable by the customers for their evaluation tests purpose. The purpose of this test is to automate all the required setup procedures in order to generate an eye diagram for the DDR2 data READ cycle. This additional feature of mask test allows you to perform evaluation and debugging on the created eye diagram. The test will show a fail status if the total failed waveforms is greater than 0.

Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: READ

Signal(s) of Interest:

• Data Signal (supported by Data Strobe Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT DQ Signal
- Supporting Pin DQS Signal

- **1** Calculate the initial time scale value based on the selected DDR2 speed grade options.
- **2** Calculate the number of sampling points according to the time scale value.
- **3** Check for valid DQS input test signals by verifying the frequency and amplitude values.
- 4 Set up required scope settings.
 - a Enable 'Setup Time' measurement.
 Data DQ channel (Rising/Falling Edge)
 Clock DQS channel (Rising Edge)
 - **b** Set up the InfiniiScan 'Measurement' function. This is to separate the DDR2 read/write test data.

'Setup Time' range values for selected DDR2 speed grade option are calculated.

- ${\bf c}$ Set up the measurement threshold values for the DQx channel and the DQSx channel input.
- **d** Set up fix vertical scale values for the DQx channel and the DQSx channel input.
- e Turn on the Color Grade Display option.
- f Identify the X1 value for re-adjustment of the selected test mask.
- g Set up the Mask Test settings. Load the default Test Mask on screen.
- h Set up the Clock Recovery settings on SDA.Explicit clock, Source = DQS, Rise/Fall Edge
- i Turn on the Real-Time Eye on SDA.
- **5** Perform the Mask Testing.
 - **a** Set the termination condition of the mask test to 'Waveforms' with the number of waveforms to be acquired.
 - **b** Start the mask test.
- 6 Loop until the number of required waveforms are acquired.
- 7 Return the total failed waveforms as a test result.

User Defined Real-Time Eye Diagram Test for Write Cycle Method of Implementation

Just as in the previous test, there is no available specification on the eye diagram test in the JEDEC specifications for User Defined Real-Time Eye Diagram Test for Write Cycle. Mask testing is definable by the customers for their evaluation tests purpose. The purpose of this test is to automate all the required setup procedures in order to generate an eye diagram for the DDR2 data WRITE cycle. This additional feature of mask test allows you to perform evaluation and debugging on the created eye diagram. The test will show a fail status if the total failed waveforms is greater than 0.

Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

• Data Signal (supported by Data Strobe Signal)

Signals required to perform the test on the oscilloscope:


- Pin Under Test, PUT DQ Signal
- Supporting Pin DQS Signal

- 1 Calculate the initial time scale value based on the selected DDR2 speed grade options.
- **2** Calculate the number of sampling points according to the time scale value.
- **3** Check for valid DQS input test signals by verifying the frequency and amplitude values.
- 4 Set up required scope settings.
 - a Enable 'Setup Time' measurement.
 Data DQ channel (Rising/Falling Edge)
 Clock DQS channel (Rising Edge)
 - **b** Set up the InfiniiScan 'Measurement' function. This is to separate the DDR2 read/write test data.

'Setup Time' range values for selected DDR2 speed grade option are calculated.

- **c** Set up measurement threshold values for the DQx channel and the DQSx channel input.
- \boldsymbol{d} Set up fix vertical scale values for the DQx channel and the DQSx channel input.
- e Turn on the Color Grade Display option.
- f Identify the X1 value for re-adjustment of the selected test mask.
- g Set up the Mask Test settings. Load the default Test Mask on screen.
- h Set up the Clock Recovery settings on SDA.Explicit clock, Source = DQS, Rise/Fall Edge
- i Turn on the Real-Time Eye on SDA.
- **5** Perform the Mask Testing.
 - **a** Set the termination condition of the mask test to 'Waveforms' with the number of waveforms to be acquired.
 - **b** Start the mask test.
- 6 Loop until the number of required waveforms are acquired.
- 7 Return the total failed waveforms as a test result.

18 Custom Mode Read-Write Eye-Diagram Tests



N5413B DDR2 Compliance Test Application Compliance Testing Methods of Implementation

19 Calibrating the Infiniium Oscilloscope and Probe

Required Equipment for Oscilloscope Calibration 435 Internal Calibration 436 Required Equipment for Probe Calibration 439 Probe Calibration 440 Verifying the Probe Calibration 446

This section describes the Agilent Infiniium digital storage oscilloscope calibration procedures.

Required Equipment for Oscilloscope Calibration

To calibrate the Infiniium oscilloscope in preparation for running the DDR2 automated tests, you need the following equipment:

- Keyboard, qty = 1, (provided with the Agilent Infiniium oscilloscope).
- Mouse, qty = 1, (provided with the Agilent Infiniium oscilloscope).
- Precision 3.5 mm BNC to SMA male adapter, Agilent p/n 54855-67604, qty = 2 (provided with the Agilent Infiniium oscilloscope).
- Calibration cable (provided with the Agilent Infiniium oscilloscope). Use a good quality 50 Ω BNC cable.
- BNC shorting cap.




Figure 36 Accessories Provided with the Agilent Infiniium Oscilloscope

Internal Calibration

This will perform an internal diagnostic and calibration cycle for the oscilloscope. For the Agilent oscilloscope, this is referred to as Calibration. This Calibration will take about 20 minutes. Perform the following steps:

- **1** Set up the oscilloscope with the following steps:
 - **a** Connect the keyboard, mouse, and power cord to the rear of the oscilloscope.
 - **b** Plug in the power cord.
 - **c** Turn on the oscilloscope by pressing the power button located on the lower left of the front panel.
 - **d** Allow the oscilloscope to warm up at least 30 minutes prior to starting the calibration procedure in step 3 below.

- **2** Locate and prepare the accessories that will be required for the internal calibration:
 - a Locate the BNC shorting cap.
 - **b** Locate the calibration cable.
 - c Locate the two Agilent precision SMA/BNC adapters.
 - **d** Attach one SMA adapter to the other end of the calibration cable hand tighten snugly.
 - e Attach another SMA adapter to the other end of the calibration cable hand tighten snugly.
- **3** Referring to Figure 37 below, perform the following steps:
 - **a** Click on the Utilities>Calibration menu to open the Calibration dialog box.




Figure 37 Accessing the Calibration Menu

- **4** Referring to Figure 38 below, perform the following steps to start the calibration:
 - **b** Uncheck the Cal Memory Protect checkbox.
 - c Click the Start button to begin the calibration.

Calibration			
Aux Probe Comp 💌	Calibration Status: Calibration ∆Temp: Calibration Date: Time Scale Cal ∆Temp: Time Scale Cal Date:	Calibrated -5°C 31 JUL 2006 11:15:41 0°C 21 APR 2006 13:12:33	Close Help 1 ?
✓ Cal Memory Protect			
Start	Common Pr Channel Vertica 1 Passe 2 Passe 3 Passe 4 Passe Aux Passe	d Passed d Passed d Passed d Passed d Passed	

Figure 38 Oscilloscope Calibration Window

d During the calibration of channel 1, if you are prompted to perform a Time Scale Calibration, as shown in Figure 39 below.

Calibration Options	
Standard Calibration	Std
Standard Calibration + Time Scale Calibration. This requires an accurate 10MHz source. This should be performed once per year.	Std + Time
Standard Calibration + Reset Time Scale Calibration to factory settings.	Std + Dflt
	Help

Figure 39 Time Scale Calibration Dialog box

- e Click on the Std+Dflt button to continue the calibration, using the Factory default calibration factors.
- **f** When the calibration procedure is complete, you will be prompted with a Calibration Complete message window. Click the OK button to close this window.
- **g** Confirm that the Vertical and Trigger Calibration Status for all Channels passed.
- \boldsymbol{h} Click the Close button to close the calibration window.
- i The internal calibration is completed.
- j Read NOTE below.

NOTE

These steps do not need to be performed every time a test is run. However, if the ambient temperature changes more than 5 degrees Celsius from the calibration temperature, this calibration should be performed again. The delta between the calibration temperature and the present operating temperature is shown in the Utilities>Calibration menu.

Required Equipment for Probe Calibration

Before performing DDR2 tests you should calibrate the probes. Calibration of the solder-in probe heads consist of a vertical calibration and a skew calibration. The vertical calibration should be performed before the skew calibration. Both calibrations should be performed for best probe measurement performance.

The calibration procedure requires the following parts.

- BNC (male) to SMA (male) adaptor
- Deskew fixture
- 50 Ω SMA terminator

Probe Calibration

Connecting the Probe for Calibration

For the following procedure, refer to Figure 40 below.

- **1** Connect BNC (male) to SMA (male) adaptor to the deskew fixture on the connector closest to the yellow pincher.
- **2** Connect the 50 Ω SMA terminator to the connector farthest from yellow pincher.
- **3** Connect the BNC side of the deskew fixture to the Aux Out BNC of the Infiniium oscilloscope.
- 4 Connect the probe to an oscilloscope channel.
- **5** To minimize the wear and tear on the probe head, it should be placed on a support to relieve the strain on the probe head cables.
- **6** Push down the back side of the yellow pincher. Insert the probe head resistor lead underneath the center of the yellow pincher and over the center conductor of the deskew fixture. The negative probe head resistor lead or ground lead must be underneath the yellow pincher and over one of the outside copper conductors (ground) of the deskew fixture. Make sure that the probe head is approximately perpendicular to the deskew fixture.
- 7 Release the yellow pincher.




Figure 40 Solder-in Probe Head Calibration Connection Example

Verifying the Connection

- **1** On the Infiniium oscilloscope, press the autoscale button on the front panel.
- 2 Set the volts per division to 100 mV/div.
- **3** Set the horizontal scale to 1.00 ns/div.
- **4** Set the horizontal position to approximately 3 ns. You should see a waveform similar to that in Figure 41 below.




Figure 41 Good Connection Waveform Example

If you see a waveform similar to that of Figure 42 below, then you have a bad connection and should check all of your probe connections.




Figure 42 Bad Connection Waveform Example

Running the Probe Calibration and Deskew

1 On the Infiniium oscilloscope in the Setup menu, select the channel connected to the probe, as shown in Figure 43.




Figure 43 Channel Setup Window.

2 In the Channel Setup dialog box, select the Probes... button, as shown in Figure 44.

Channel Setup	×
0000	
Channel 1 □ On Scale 549 mV/	Close Help \ ?
549 mV/ ∿ Offset 0.0 V	
Skew 0.0 s ↓ 0 →	
Labels □ On 1 •	Probes Trigger

Figure 44 Channel Dialog Box

3 In the Probe Setup dialog box, select the Calibrate Probe... button.

obe Setup) 1169A 🛛 () 1169A 🕞 1	1169A 🛛 🙆 No Probe	
Configure Probing System	Calibrate Probe	Close Help \ ?
Head Label (Type) Head1 (N5381A:DF Sldr Add Head Edit Head Delete Head Delete ALL Signal being probed Single-Ended Olfferential Head1 Model: N5381A Diff Solder-In	1169A Probe Amplifier Serial $\#$: US44001124 Bandwidth: 12.0 GHz Probe System Calibration Status Atten Cal: Uncalibrated Skew Cal: Uncalibrated Attenuation: 3.3:1 Characteristics Bandwidth: 12.0 GHz Resistance: 50.0 k Ω Capacitance: 210.0 fF Max input: ± 30.0 V Dyn range: ± 1.7 V CM range: ± 1.6 V SE offset range: ± 16.0 V	

Figure 45 Probe Setup Window.

- **4** In the Probe Calibration dialog box, select the Calibrated Atten/Offset radio button.
- **5** Select the Start Atten/Offset Calibration... button and follow the on-screen instructions for the vertical calibration procedure.

Probe Calibration			
1169A 2 1169A 3 1169A 4 No Probe			
Please allow 15 minutes for probe warmup before starting calibration. Attenuation/Offset Calibration Value Default Atten/Offset Calibrated Atten/Offset Start Atten/Offset Calibration Start Atten/Offset Calibration	Close Help R ?		
Head Label (Type) 1169A Probe Amplifier Head1 (N5381A:DF Sldrigger) Attached Head: Head1 (N5381A:Diff Solder-In) Atten/Offset Calibration Status Default Atten Default Atten 3.3:1 Calibrated Atten Not Calibrated (Using default values) Skew Calibration Status Not Calibrated (Using default skew)			

Figure 46 Probe Calibration Window.

- **6** Once the vertical calibration has successfully completed, select the Calibrated Skew... button.
- **7** Select the Start Skew Calibration... button and follow the on-screen instructions for the skew calibration.

At the end of each calibration, the oscilloscope will prompt you if the calibration was or was not successful.

Verifying the Probe Calibration

If you have successfully calibrated the probe, it is not necessary to perform this verification. However, if you want to verify that the probe was properly calibrated, the following procedure will help you verify the calibration.

The calibration procedure requires the following parts:

- BNC (male) to SMA (male) adaptor
- SMA (male) to BNC (female) adaptor
- BNC (male) to BNC (male) 12 inch cable such as the Agilent 8120-1838
- Agilent 54855-61620 calibration cable (Infiniium oscilloscopes with bandwidths of 6 Ghz and greater only)
- Agilent 54855-67604 precision 3.5 mm adaptors (Infiniium oscilloscopes with bandwidths of 6 Ghz and greater only)
- Deskew fixture

For the following procedure, refer to Figure 47.

- **1** Connect BNC (male) to SMA (male) adaptor to the deskew fixture on the connector closest to the yellow pincher.
- **2** Connect the SMA (male) to BNC (female) to the connector farthest from the yellow pincher.
- **3** Connect the BNC (male) to BNC (male) cable to the BNC connector on the deskew fixture to one of the unused oscilloscope channels. For infiniium oscilloscopes with bandwidths of 6 GHz and greater, use the 54855-61620 calibration cable and the two 54855-64604 precision 3.5 mm adaptors.
- **4** Connect the BNC side of the deskew fixture to the Aux Out BNC of the Infiniium oscilloscope.
- **5** Connect the probe to an oscilloscope channel.
- 6 To minimize the wear and tear on the probe head, it should be placed on a support to relieve the strain on the probe head cables.
- 7 Push down on the back side of the yellow pincher. Insert the probe head resistor lead underneath the center of the yellow pincher and over the center conductor of the deskew fixture. The negative probe head resistor lead or ground lead must be underneath the yellow pincher and over one of the outside copper conductors (ground) of the deskew fixture. Make sure that the probe head is approximately perpendicular to the deskew fixture.
- 8 Release the yellow pincher.
- **9** On the oscilloscope, press the autoscale button on the front panel.
- **10** Select Setup menu and choose the channel connected to the BNC cable from the pull-down menu.
- **11** Select the Probes... button.
- 12 Select the Configure Probe System button.
- 13 Select User Defined Probe from the pull-down menu.
- 14 Select the Calibrate Probe... button.

- 15 Select the Calibrated Skew radio button.
- 16 Once the skew calibration is completed, close all dialog boxes.




Figure 47 Probe Calibration Verification Connection Example

- **17** Select the Start Skew Calibration... button and follow the on-screen instructions.
- 18 Set the vertical scale for the displayed channels to 100 mV/div.
- 19 Set the horizontal range to 1.00 ns/div.
- 20 Set the horizontal position to approximately 3 ns.
- **21** Change the vertical position knobs of both channels until the waveforms overlap each other.
- 22 Select the Setup menu choose Acquisition... from the pull-down menu.
- 23 In the Acquisition Setup dialog box enable averaging. When you close the dialog box, you should see waveforms similar to that in Figure 48.




Figure 48 Calibration Probe Waveform Example

NOTE

Each probe is calibrated with the oscilloscope channel to which it is connected. Do not switch probes between channels or other oscilloscopes, or it will be necessary to calibrate them again. It is recommended that the probes be labeled with the channel on which they were calibrated.





Figure 49 1134A InfiniiMax Probe Amplifier

Agilent recommends 116xA or 113xA probe amplifiers, which range from 3.5 GHz to 12 GHz.

Agilent also recommends the E2677A differential solder-in probe head. Other probe head options include N5381A InfiniiMax II 12 GHz differential solder-in probe head, N5382A InfiniiMax II 12 GHz differential browser, E2675A InfiniiMax differential browser probe head, N5425A InfiniiMax ZIF probe head and N5426A ZIF Tips.



Figure 50 E2677A/N5381A Differential Solder-in Probe Head

Probe Head	Model	Differential Measurement	Single-Ended Measurement
	Number	(BW, input C, input R)	(BW, input C, input R)
Differential Solder-in	E2677A	7 GHz, 0.27 pF, 50 kOhm	7 GHz, 0.44 pF, 25 kOhm

Used with 1168A or 1169A probe amplifier, the E2677A differential solder-in probe head provides 10 GHz and 12 GHz bandwidth respectively.

Index

A

AC Differential Input Cross Point Voltage, 173, 210, 216 AC Differential Input Voltage, 170 AC Differential Output Cross Point Voltage, 192 Address and Control Input Hold Time, 390, 407 Address and Control Input Setup Time, 386, 394 Average Clock Period, 72, 75 Average High Pulse Width, 57 Average Low Pulse Width, 62

B

BNC shorting cap, 435 BNC to SMA male adapter, 435

C

calibrating the oscilloscope, 435 calibration cable, 435 Clock Period Jitter, 47 Clock Timing (CT) Tests, 219 computer motherboard system, 9 configure, 40 connect, 40 Cumulative Error, 53 Cycle to Cycle Period Jitter, 50

D

Data Strobe Timing (DST) Tests, 237 Data Timing Tests, 321 differential browser, 9 Differential DQ and DM Input Hold Time, 330, 348 Differential DQ and DM Input Setup Time, 325, 335 differential solder-in probe head, 9, 451 DQ Low-Impedance Time from CK/CK#, 247, 306, 309, 312, 378, 380 DQ Out High Impedance Time From CK/CK#, 241, 297, 300 DQ Output Access Time from CK/CK#, 222 DQ/DQS Output Hold Time From DQS, 254 DQS Falling Edge Hold Time from CK, 275 DQS Falling Edge to CK Setup Time, 271 DQS Input High Pulse Width, 263 DQS Input Low Pulse Width, 267 DOS Latching Transition to Associated Clock Edge, 258, 315

DQS Low-Impedance Time from CK/CK#, 244, 303
 DQS Output Access Time from CK/CK #, 224, 228, 231, 234, 318, 375, 420

DQS-DQ Skew for DQS and Associated DQ Signals, 250

Η

Half Period Jitter, 67 HTML report, 40

in this book, InfiniiScan software license, Input Signal Minimum Slew Rate (Falling), Input Signal Minimum Slew Rate (Rising), internal calibration,

Κ

keyboard, 9,435

L

license key, installing, 35

Μ

Maximum AC Input Logic High, 81, 118, 120, 122, 124, 131, 133, 135, 137 Maximum DC Input Logic Low, 90 Minimum AC Input Logic Low, 87 Minimum DC Input Logic High, 84 mouse, 9, 435

0

over/undershoot tests, 155

Ρ

precision 3.5 mm BNC to SMA male adapter, 435 probe calibration, 440 Probing for Clock Timing Tests, 220 Probing for Command Address Timing Tests, 384 Probing for Data Strobe Timing Tests, 239 Probing for Data Timing Tests, 322 Probing for Differential Signals AC Input Parameters Tests, 168, 208, 214 Probing for Differential Signals AC Output Parameters Tests, 190 Probing for Measurement Clock Tests, 44 Probing for Overshoot/Undershoot Tests, 156 Probing for Single-Ended Signals AC Input Parameters Tests, 78, 116, 128, 140, 148

R

RAM reliability test software, 9 Read Cycle, 430 Read Postamble, 292 Read Preamble, 287 report, 40 required equipment and software, 9 required equipment for calibration, 435 results, 40 run tests, 40

S

select tests, **40** Serial Data Analysis and Clock Recovery software license, **9** Single-Ended DQ and DM Input Hold Time, **363**, **370** Single-Ended DQ and DM Input Setup Time, **361**, **365** SlewF, **96** SlewR, **93**, **99**, **101**, **103**, **105**, **107**, **109**, **111**, **113**, **143**, **145**, **150**, **152**, **176**, **179**, **182**, **185**, **194**, **196**, **198**, **200**, **202**, **204** start the DDR2 Compliance Test Application, **39**

T

tAC, 222 tCH(avg), 59, 62 tCK(avg), 72, 75 tCL(avg), 64, 67 tDH(base), 330, 348 tDH1(base), 363, 370 tDOSCK, 224 tDOSH, 263 tDOSL, 267 tDOSC, 250 tDOSC, 250 tDOSS, 258, 315 tDS(base), 325, 335 tDSH, 275 tDSS, 271

Index

tERR(n per), 53, 57 tHZ(DQ), 241 tlH(base), 390, 407 tlS(base), 386, 394 tJIT(cc), 50 tJIT(duty), 69 tJIT(per), 47 tLZ(DQ), 247 tLZ(DQS), 244, 303 tQH, 254 tRPRE, 287 tRPST, 292 tWPRE, 283 tWPST, 279

U

User Defined Real-Time Eye Diagram Test, 430, 432

V

VID(AC), 170 VIH(AC), 81, 118, 120, 122, 124, 131, 133, 135, 137 VIH(DC), 84 VIL(ac), 87 VIL(dc), 90 VIX(AC), 173 VOX, 192

W

Write Cycle, 432 Write Postamble, 279 Write Preamble, 283

Ζ

ZIF probe, 9 ZIF tips, 9